26LS32中文資料摩托羅拉數(shù)據(jù)手冊(cè)PDF規(guī)格書(shū)

QUAD EIA-422/423 Line Receiver with Three-State Outputs

Motorola′s Quad EIA–422/3 Receiver features four independent receiver chains which comply with EIA Standards for the Electrical Characteristics of Balanced/Unbalanced Voltage Digital Interface Circuits. Receiver outputs are 74LS compatible, three–state structures which are forced to a high impedance state when Pin 4 is a Logic “0” and Pin 12 is a Logic “1.” A PNP device buffers each output control pin to assure minimum loading for either Logic “1” or Logic “0” inputs. In addition, each receiver chain has internal hysteresis circuitry to improve noise margin and discourage output instability for slowly changing input waveforms. A summary of AM26LS32 features include:

? Four Independent Receiver Chains

? Three–State Outputs

? High Impedance Output Control Inputs (PIA Compatible)

? Internal Hysteresis – 30 mV (Typical) @ Zero Volts Common Mode

? Fast Propagation Times – 25 ns (Typical)

? TTL Compatible

? Single 5.0 V Supply Voltage

? Fail–Safe Input–Output Relationship. Output Always High When Inputs Are Open, Terminated or Shorted

? 6.0 k Minimum Input Impedance