首頁>3D7105-2.5>規(guī)格書詳情
3D7105-2.5中文資料DATADELAY數(shù)據(jù)手冊PDF規(guī)格書
3D7105-2.5規(guī)格書詳情
FUNCTIONAL DESCRIPTION
The 3D7105 5-Tap Delay Line product family consists of fixed-delay CMOS integrated circuits. Each package contains a single delay line, tapped and buffered at 5 points spaced uniformly in time. Tap-to-tap (incremental) delay values can range from 0.75ns through 8.0ns. The input is reproduced at the outputs without inversion, shifted in time as per the user-specified dash number. The 3D7105 is TTL- and CMOScompatible, capable of driving ten 74LS-type loads, and features both rising- and falling-edge accuracy.
FEATURES
? All-silicon, low-power CMOS technology
? TTL/CMOS compatible inputs and outputs
? Vapor phase, IR and wave solderable
? Auto-insertable (DIP pkg.)
? Low ground bounce noise
? Leading- and trailing-edge accuracy
? Delay range: .75 through 80ns
? Delay tolerance: 5 or 1ns
? Temperature stability: ±3 typical (0C-70C)
? Vdd stability: ±1 typical (4.75V-5.25V)
? Minimum input pulse width: 30 of total delay
? 14-pin DIP and 16-pin SOIC available as drop-in replacements for hybrid delay lines
產(chǎn)品屬性
- 型號：
3D7105-2.5
- 制造商：
DATADELAY
- 制造商全稱：
Data Delay Devices, Inc.
- 功能描述：
MONOLITHIC 5-TAP FIXED DELAY LINE(SERIES 3D7105)
| 供應(yīng)商 | 型號 | 品牌 | 批號 | 封裝 | 庫存 | 備注 | 價格 |
|---|---|---|---|---|---|---|---|
NA |
1815+ |
DIP14 |
6528 |
只做原裝正品假一賠十為客戶做到零風(fēng)險!! |
詢價 | ||
23+ |
DIP14 |
20000 |
原廠原裝正品現(xiàn)貨 |
詢價 | |||
DATADELAY |
116 |
原裝正品長期供貨，如假包賠包換 徐小姐13714450367 |
詢價 | ||||
DATADELAY |
2046+ |
SOP16 |
9852 |
只做原裝正品現(xiàn)貨!或訂貨假一賠十! |
詢價 | ||
N/A |
23+ |
SOP-14P |
5000 |
原廠授權(quán)代理,海外優(yōu)勢訂貨渠道?？商峁┐罅繋齑?詳 |
詢價 | ||
DATA DELAY DEVICES |
21+ |
DIP16 |
6000 |
全新原裝 現(xiàn)貨 價優(yōu) |
詢價 | ||
MOTOROLA |
23+ |
PLCC |
9526 |
詢價 | |||
DATA DELAY DEVICES |
23+ |
DIP16 |
9560 |
專業(yè)配單保證原裝正品假一罰十 |
詢價 | ||
DATADELAYDEVICES |
22+ |
DIP16 |
12245 |
現(xiàn)貨,原廠原裝假一罰十! |
詢價 | ||
DATADELAY |
2022 |
SOP14 |
80000 |
原裝現(xiàn)貨,OEM渠道,歡迎咨詢 |
詢價 |
