首頁>5962F9863201VCC>規(guī)格書詳情
5962F9863201VCC中文資料Intersil數(shù)據(jù)手冊PDF規(guī)格書
相關(guān)芯片規(guī)格書
更多5962F9863201VCC規(guī)格書詳情
Radiation Hardened Dual J-K Flip-Flop with Set and Reset
The Radiation Hardened ACS109MS is a Dual J-K Flip Flop with Set and Reset. These Flip-Flops have independent J, K, Set, Reset, and Clock inputs and Q and Q outputs. The outputs change state on the positive-going transition of the clock. Set and Reset are accomplished asynchronously by Low-level inputs. All inputs are buffered and the outputs are designed for balanced propagation delay and transition times.
Features
? QML Qualified Per MIL-PRF-38535 Requirements
? 1.25 Micron Radiation Hardened SOS CMOS
? Radiation Environment
- Latch-Up Free Under Any Conditions
- Total Dose (Max.) . . . . . . . . . . . . . . . . . 3 x 105 RAD(Si)
- SEU Immunity . . . . . . . . . . . . . <1 x 10-10 Errors/Bit/Day
- SEU LET Threshold . . . . . . . . . . . . >100MeV/(mg/cm2)
? Input Logic Levels. . . . VIL= (0.3)(VCC), VIH= (0.7)(VCC)
? Output Current. . . . . . . . . . . . . . . . . . . . . . . . . . ±12mA (Min)
? Quiescent Supply Current . . . . . . . . . . . . . . . 10μA (Max)
? Propagation Delay . . . . . . . . . . . . . . . . . . . . . .25ns (Max)
Applications
? High Speed Control Circuits
? Sensor Monitoring
? Low Power Designs
供應商 | 型號 | 品牌 | 批號 | 封裝 | 庫存 | 備注 | 價格 |
---|---|---|---|---|---|---|---|
INTERSIL |
2022+ |
10 |
只做原裝,價格優(yōu)惠,長期供貨。 |
詢價 | |||
INTERSIL |
14+ |
原廠封裝 |
8 |
宇航IC只做原裝假一罰十 |
詢價 | ||
H |
23+ |
CDIP |
66800 |
原廠授權(quán)一級代理,專注汽車、醫(yī)療、工業(yè)、新能源! |
詢價 | ||
INTERSIL |
三年內(nèi) |
1983 |
只做原裝正品 |
詢價 | |||
INTERSIL |
23+ |
3 |
5000 |
原廠授權(quán)代理,海外優(yōu)勢訂貨渠道。可提供大量庫存,詳 |
詢價 | ||
INTERSIL |
2021+ |
20 |
100500 |
一級代理專營品牌!原裝正品,優(yōu)勢現(xiàn)貨,長期排單到貨 |
詢價 | ||
INTERSIL |
24+ |
N/A |
90000 |
一級代理商進口原裝現(xiàn)貨、價格合理 |
詢價 | ||
H |
21+ |
CDIP |
12 |
原裝現(xiàn)貨假一賠十 |
詢價 | ||
原裝 |
2318+ |
CDIP |
5620 |
十年專業(yè)專注 優(yōu)勢渠道商正品保證公司現(xiàn)貨 |
詢價 | ||
INTERSIL |
0615 |
115 |
公司優(yōu)勢庫存 熱賣中! |
詢價 |