70V631S12BCI集成電路（IC）的存儲器規(guī)格書PDF中文資料

Features

◆ True Dual-Port memory cells which allow simultaneous

access of the same memory location

◆ High-speed access

– Commercial: 10/12/15ns (max.)

– Industrial: 12ns (max.)

◆ Dual chip enables allow for depth expansion without

external logic

◆ IDT70V631 easily expands data bus width to 36 bits or

more using the Master/Slave select when cascading more

than one device

◆ M/S = VIH for BUSY output flag on Master,

M/S = VIL for BUSY input on Slave

◆ Busy and Interrupt Flags

◆ On-chip port arbitration logic

◆ Full on-chip hardware support of semaphore signaling

between ports

◆ Fully asynchronous operation from either port

◆ Separate byte controls for multiplexed bus and bus

matching compatibility

◆ Supports JTAG features compliant to IEEE 1149.1

– Due to limited pin count, JTAG is not supported on the

128-pin TQFP package.

◆ LVTTL-compatible, single 3.3V (±150mV) power supply for

core

◆ LVTTL-compatible, selectable 3.3V (±150mV)/2.5V (±100mV)

power supply for I/Os and control signals on each port

◆ Available in a 128-pin Thin Quad Flatpack, 208-ball fine

pitch Ball Grid Array, and 256-ball Ball Grid Array

◆ Industrial temperature range (–40°C to +85°C) is available

for selected speeds

◆ Green parts available, see ordering information