首頁(yè)>74ALVCH16501DGG>規(guī)格書詳情

74ALVCH16501DGG集成電路(IC)通用總線功能規(guī)格書PDF中文資料

74ALVCH16501DGG
廠商型號(hào)

74ALVCH16501DGG

參數(shù)屬性

74ALVCH16501DGG 封裝/外殼為56-TFSOP(0.240",6.10mm 寬);包裝為卷帶(TR)剪切帶(CT)Digi-Reel? 得捷定制卷帶;類別為集成電路(IC) > 通用總線功能;產(chǎn)品描述:IC UNIV BUS TXRX 18BIT 56TSSOP

功能描述

18-bit universal bus transceiver; 3-state
IC UNIV BUS TXRX 18BIT 56TSSOP

文件大小

253.8 Kbytes

頁(yè)面數(shù)量

15 頁(yè)

生產(chǎn)廠商 Nexperia B.V. All rights reserved
企業(yè)簡(jiǎn)稱

NEXPERIA安世

中文名稱

安世半導(dǎo)體(中國(guó))有限公司官網(wǎng)

原廠標(biāo)識(shí)
數(shù)據(jù)手冊(cè)

原廠下載下載地址一下載地址二到原廠下載

更新時(shí)間

2024-10-30 22:50:00

74ALVCH16501DGG規(guī)格書詳情

1. General description

The 74ALVCH16501 is an 18-bit universal transceiver with bus hold inputs and 3-state outputs.

Data flow in each direction is controlled by output enable (OEAB and OEBA), latch enable (LEAB

and LEBA), and clock (CPAB and CPBA) inputs. For A-to-B data flow, the device operates in the

transparent mode when LEAB is HIGH. When LEAB is LOW, the A data is latched if CPAB is held

at a HIGH or LOW logic level. If LEAB is LOW, the A-bus data is stored in the latch/flip-flop on the

LOW-to-HIGH transition of CPAB. When OEAB is HIGH, the outputs are active. When OEAB is

LOW, the outputs are in the high-impedance state. Data flow for B-to-A is similar to that of A-to-B

but uses OEBA, LEBA and CPBA. The output enables are complimentary (OEAB is active HIGH

and OEBA is active LOW). This device is fully specified for partial power down applications using

IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current

through the device when it is powered down.

2. Features and benefits

? Wide supply voltage range from 1.2 V to 3.6 V

? CMOS low power dissipation

? Direct interface with TTL levels

? Current drive ±24 mA at VCC = 3.0 V

? Universal bus transceiver with D-type latches and D-type flip-flops capable of operating in

transparent, latched or clocked mode

? Bus hold on all data inputs

? Output drive capability 50 Ω transmission lines at 85 °C

? 3-state non-inverting outputs for bus-oriented applications

? Latch-up performance exceeds 100 mA per JESD78 Class II Level B

? Complies with JEDEC standards:

? JESD8-7 (1.65 V to 1.95 V)

? JESD8-5 (2.3 V to 2.7 V)

? JESD8C (2.7 V to 3.6 V)

? ESD protection:

? HBM JESD22-A114F exceeds 2000 V

? MM JESD22-A115-B exceeds 200 V

? Specified from -40 °C to +85 °C

74ALVCH16501DGG屬于集成電路(IC) > 通用總線功能。安世半導(dǎo)體(中國(guó))有限公司制造生產(chǎn)的74ALVCH16501DGG通用總線功能通用總線功能系列產(chǎn)品是元件級(jí)產(chǎn)品,用于處理或操作一系列(通常為 8 個(gè)或更多)并行邏輯信號(hào)(稱為總線)。所執(zhí)行的功能包括臨時(shí)存儲(chǔ)要發(fā)送或接收的數(shù)據(jù),執(zhí)行緩沖以允許輸出電流容量有限的器件(例如微處理器)通過遠(yuǎn)距離互連高速傳輸數(shù)據(jù),以及調(diào)換或移動(dòng)總線內(nèi)的位順序等。

產(chǎn)品屬性

更多
  • 產(chǎn)品編號(hào):

    74ALVCH16501DGG,11

  • 制造商:

    Nexperia USA Inc.

  • 類別:

    集成電路(IC) > 通用總線功能

  • 系列:

    74ALVCH

  • 包裝:

    卷帶(TR)剪切帶(CT)Digi-Reel? 得捷定制卷帶

  • 邏輯類型:

    通用總線收發(fā)器

  • 電路數(shù):

    18 位

  • 電流 - 輸出高、低:

    24mA,24mA

  • 電壓 - 供電:

    2.3V ~ 3.6V

  • 工作溫度:

    -40°C ~ 85°C

  • 安裝類型:

    表面貼裝型

  • 封裝/外殼:

    56-TFSOP(0.240",6.10mm 寬)

  • 供應(yīng)商器件封裝:

    56-TSSOP

  • 描述:

    IC UNIV BUS TXRX 18BIT 56TSSOP

供應(yīng)商 型號(hào) 品牌 批號(hào) 封裝 庫(kù)存 備注 價(jià)格
TI
23+
TSSOP
20000
全新原裝假一賠十
詢價(jià)
TI
2020+
SSOP56
80000
只做自己庫(kù)存,全新原裝進(jìn)口正品假一賠百,可開13%增
詢價(jià)
Nexperia(安世)
22+
TSSOP-56
9852
只做原裝正品現(xiàn)貨,或訂貨假一賠十!
詢價(jià)
TI/德州儀器
21+
SSOP56
3200
公司只做原裝,誠(chéng)信經(jīng)營(yíng)
詢價(jià)
NXP
18+
TSSOP-56
4000
一級(jí)代理,專注軍工、汽車、醫(yī)療、工業(yè)、新能源、電力
詢價(jià)
TI/德州儀器
23+
TSSOP
3000
全新原裝現(xiàn)貨 優(yōu)勢(shì)庫(kù)存
詢價(jià)
Texas Instruments(德州儀器)
22+
NA
500000
萬三科技,秉承原裝,購(gòu)芯無憂
詢價(jià)
TI
23+
NA
2696
專做原裝正品,假一罰百!
詢價(jià)
Nexperia(安世)
23+
TSSOP566.1mm
7350
現(xiàn)貨供應(yīng),當(dāng)天可交貨!免費(fèi)送樣,原廠技術(shù)支持!!!
詢價(jià)
TI/德州儀器
23+
NA/
598
優(yōu)勢(shì)代理渠道,原裝正品,可全系列訂貨開增值稅票
詢價(jià)