首頁(yè)>74HC299D-Q100>規(guī)格書(shū)詳情

74HC299D-Q100中文資料安世數(shù)據(jù)手冊(cè)PDF規(guī)格書(shū)

74HC299D-Q100
廠商型號(hào)

74HC299D-Q100

功能描述

8-bit universal shift register; 3-state

文件大小

254.51 Kbytes

頁(yè)面數(shù)量

15 頁(yè)

生產(chǎn)廠商 Nexperia B.V. All rights reserved
企業(yè)簡(jiǎn)稱

NEXPERIA安世

中文名稱

安世半導(dǎo)體(中國(guó))有限公司官網(wǎng)

原廠標(biāo)識(shí)
數(shù)據(jù)手冊(cè)

下載地址一下載地址二到原廠下載

更新時(shí)間

2025-1-7 23:00:00

74HC299D-Q100規(guī)格書(shū)詳情

1. General description

The 74HC299-Q100 is an 8-bit universal shift register with 3-state outputs. It contains eight

edge-triggered D-type flip-flops and the interstage logic necessary to perform synchronous

shift-right, shift-left, parallel load and hold operations. The type of operation is determined by the

mode select inputs S0 and S1. Pins I/O0 to I/O7 are flip-flop 3-state buffer outputs which allow

them to operate as data inputs in parallel load mode. The serial outputs Q0 and Q7 are used for

expansion in serial shifting of longer words. A LOW signal on the asynchronous master reset

input MR overrides the Sn and clock CP inputs and resets the flip-flops. All other state changes

are initiated by the rising edge of the clock pulse. Inputs can change when the clock is either

state, provided that the recommended set-up and hold times are observed. A HIGH signal on

the 3-state output enable inputs OE1 or OE2 disables the 3-state buffers and the I/On outputs

assume a high-impedance OFF-state. In this condition, the shift, hold, load and reset operations

can still occur. The 3-state buffers are also disabled by HIGH signals on both S0 and S1, when

in preparation for a parallel load operation. Inputs include clamp diodes. This enables the use of

current limiting resistors to interface inputs to voltages in excess of VCC.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100

(Grade 1) and is suitable for use in automotive applications.

2. Features and benefits

? Automotive product qualification in accordance with AEC-Q100 (Grade 1)

? Specified from -40 °C to +85 °C and from -40 °C to +125 °C

? CMOS input levels

? Multiplexed inputs/outputs provide improved bit density

? Four operating modes:

? Shift left

? Shift right

? Hold (store)

? Load data

? Operates with output enable or at high-impedance OFF-state

? 3-state outputs drive bus lines directly

? Cascadable for n-bit word lengths

? ESD protection:

? HBM JESD22-A114F exceeds 2000 V

? MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 Ω)

供應(yīng)商 型號(hào) 品牌 批號(hào) 封裝 庫(kù)存 備注 價(jià)格
Nexperia(安世)
23+
SO20300mil
7350
現(xiàn)貨供應(yīng),當(dāng)天可交貨!免費(fèi)送樣,原廠技術(shù)支持!!!
詢價(jià)
PHI
23+
SOP20
20000
全新原裝假一賠十
詢價(jià)
NXP
2020+
DIP20
80000
只做自己庫(kù)存,全新原裝進(jìn)口正品假一賠百,可開(kāi)13%增
詢價(jià)
MOTOROLA/摩托羅拉
24+
SOP20
990000
明嘉萊只做原裝正品現(xiàn)貨
詢價(jià)
Nexperia
23+
SO-20
28650
原廠原裝,正品現(xiàn)貨,支持訂貨!!!
詢價(jià)
NXP
DIP20
608900
原包原標(biāo)簽100%進(jìn)口原裝常備現(xiàn)貨!
詢價(jià)
PHI
98+
SOP20
3560
全新原裝進(jìn)口自己庫(kù)存優(yōu)勢(shì)
詢價(jià)
PHILIPS
DIP20
9850
一級(jí)代理 原裝正品假一罰十價(jià)格優(yōu)勢(shì)長(zhǎng)期供貨
詢價(jià)
Nexperia(安世)
2021+
SO20
499
詢價(jià)
22+
5000
詢價(jià)