1. General description

The 74HC4020; 74HCT4020 is a 14-stage binary ripple counter with a clock input (CP), an

overriding asynchronous master reset input (MR) and 12 buffered parallel outputs (Q0, and Q3

to Q13). The counter advances on the HIGH-to-LOW transition of CP. A HIGH on MR clears all

counter stages and forces all outputs LOW, independent of the state of CP. Each counter stage is a

static toggle flip-flop. Inputs include clamp diodes. This enables the use of current limiting resistors

to interface inputs to voltages in excess of VCC.

2. Features and benefits

? Wide supply voltage range from 2.0 V to 6.0 V

? CMOS low power dissipation

? High noise immunity

? Latch-up performance exceeds 100 mA per JESD 78 Class II Level B

? Complies with JEDEC standards:

? JESD8C (2.7 V to 3.6 V)

? JESD7A (2.0 V to 6.0 V)

? Input levels:

? For 74HC4020: CMOS level

? For 74HCT4020: TTL level

? ESD protection:

? HBM JESD22-A114F exceeds 2000 V

? MM JESD22-A115-A exceeds 200 V

? Multiple package options

? Specified from -40 °C to +85 °C and from -40 °C to +125 °C

3. Applications

? Frequency dividing circuits

? Time delay circuits

? Control counters

74HC4020屬于集成電路（IC） > 計數(shù)器，除法器。安世半導(dǎo)體(中國)有限公司制造生產(chǎn)的74HC4020計數(shù)器，除法器計數(shù)器和除法器 IC 是數(shù)字邏輯器件，可對輸入發(fā)生的邏輯轉(zhuǎn)換進(jìn)行計數(shù)，然后使用多個并行輸出重新發(fā)送累加的計數(shù)，和/或生成單個輸出信號轉(zhuǎn)換，從而對應(yīng)用某些整數(shù)數(shù)量輸入信號轉(zhuǎn)換進(jìn)行響應(yīng)。除了簡單的事件計數(shù)，它們還可用于各種頻率合成應(yīng)用。