74HCT163D集成電路(IC)的計(jì)數(shù)器除法器規(guī)格書PDF中文資料
廠商型號(hào) |
74HCT163D |
參數(shù)屬性 | 74HCT163D 封裝/外殼為16-SOIC(0.154",3.90mm 寬);包裝為管件;類別為集成電路(IC)的計(jì)數(shù)器除法器;產(chǎn)品描述:IC SYNC 4BIT BINARY COUNT 16SOIC |
功能描述 | Presettable synchronous 4-bit binary counter; synchronous reset |
文件大小 |
309.8 Kbytes |
頁(yè)面數(shù)量 |
20 頁(yè) |
生產(chǎn)廠商 | Nexperia B.V. All rights reserved |
企業(yè)簡(jiǎn)稱 |
NEXPERIA【安世】 |
中文名稱 | 安世半導(dǎo)體(中國(guó))有限公司官網(wǎng) |
原廠標(biāo)識(shí) | |
數(shù)據(jù)手冊(cè) | |
更新時(shí)間 | 2024-12-28 17:24:00 |
74HCT163D規(guī)格書詳情
1. General description
The 74HC163; 74HCT163 is a synchronous presettable binary counter with an internal look-head
carry. Synchronous operation is provided by having all flip-flops clocked simultaneously on the
positive-going edge of the clock (CP). The outputs (Q0 to Q3) of the counters may be preset to
a HIGH or LOW. A LOW at the parallel enable input (PE) disables the counting action. It causes
the data at the data inputs (D0 to D3) to be loaded into the counter on the positive-going edge of
the clock. Preset takes place regardless of the levels at count enable inputs (CEP and CET). A
LOW at the master reset input (MR) sets Q0 to Q3 LOW after the next positive-going transition
on the clock input (CP). This action occurs regardless of the levels at input pins PE, CET and
CEP. This synchronous reset feature enables the designer to modify the maximum count with
only one external NAND gate. The look-ahead carry simplifies serial cascading of the counters.
Both CEP and CET must be HIGH to count. The CET input is fed forward to enable the terminal
count output (TC). The TC output thus enabled will produce a HIGH output pulse of a duration
approximately equal to a HIGH output of Q0. This pulse can be used to enable the next cascaded
stage. Inputs include clamp diodes. This enables the use of current limiting resistors to interface
inputs to voltages in excess of VCC.
The CP to TC propagation delay and CEP to CP set-up time determine the maximum clock
frequency for the cascaded counters according to the following formula:
2. Features and benefits
? Complies with JEDEC standard no. 7A
? Input levels:
? For 74HC163: CMOS level
? For 74HCT163: TTL level
? Synchronous counting and loading
? 2 count enable inputs for n-bit cascading
? Synchronous reset
? Positive-edge triggered clock
? ESD protection:
? HBM JESD22-A114F exceeds 2 000 V
? MM JESD22-A115-A exceeds 200 V
? Multiple package options
? Specified from -40 °C to +85 °C and -40 °C to +125 °C
產(chǎn)品屬性
- 產(chǎn)品編號(hào):
74HCT163D,653
- 制造商:
Nexperia USA Inc.
- 類別:
集成電路(IC) > 計(jì)數(shù)器,除法器
- 系列:
74HCT
- 包裝:
管件
- 邏輯類型:
二進(jìn)制計(jì)數(shù)器
- 方向:
上
- 復(fù)位:
同步
- 定時(shí):
同步
- 觸發(fā)器類型:
正邊沿
- 工作溫度:
-40°C ~ 125°C
- 安裝類型:
表面貼裝型
- 封裝/外殼:
16-SOIC(0.154",3.90mm 寬)
- 供應(yīng)商器件封裝:
16-SO
- 描述:
IC SYNC 4BIT BINARY COUNT 16SOIC
供應(yīng)商 | 型號(hào) | 品牌 | 批號(hào) | 封裝 | 庫(kù)存 | 備注 | 價(jià)格 |
---|---|---|---|---|---|---|---|
NXP |
21+ |
SOP-16 |
3793 |
原裝現(xiàn)貨假一賠十 |
詢價(jià) | ||
PHI |
23+ |
SOIC-16P |
3200 |
全新原裝、誠(chéng)信經(jīng)營(yíng)、公司現(xiàn)貨銷售 |
詢價(jià) | ||
NXP |
2024 |
SOP-16 |
13500 |
16余年資質(zhì) 絕對(duì)原盒原盤代理渠道 更多數(shù)量 |
詢價(jià) | ||
PHILIPS |
23+ |
SMD-SO16 |
9856 |
原裝正品,假一罰百! |
詢價(jià) | ||
Nexperia(安世) |
1923+ |
SO-16 |
2260 |
向鴻只做原裝正品,我們沒有假貨!倉(cāng)庫(kù)庫(kù)存優(yōu)勢(shì) |
詢價(jià) | ||
PHI |
22+23+ |
SOP3.9MM |
28180 |
絕對(duì)原裝正品全新進(jìn)口深圳現(xiàn)貨 |
詢價(jià) | ||
PHILIPS |
24+ |
SOP-163.9 |
35200 |
一級(jí)代理/放心采購(gòu) |
詢價(jià) | ||
24+ |
5000 |
公司存貨 |
詢價(jià) | ||||
PHI |
24+ |
SOP |
56000 |
公司進(jìn)口原裝現(xiàn)貨 批量特價(jià)支持 |
詢價(jià) | ||
NXP |
22+ |
SOP-16 |
25000 |
原裝現(xiàn)貨,價(jià)格優(yōu)惠,假一罰十 |
詢價(jià) |