74LV393PW集成電路（IC）的計(jì)數(shù)器除法器規(guī)格書PDF中文資料

1. General description

The 74LV393 is a dual 4-stage binary ripple counter. Each counter features a clock input (nCP), an

overriding asynchronous master reset input (nMR) and 4 buffered parallel outputs (nQ0 to nQ3).

The counter advances on the HIGH-to-LOW transition of nCP. A HIGH on nMR clears the counter

stages and forces the outputs LOW, independent of the state of nCP. Inputs include clamp diodes.

This enables the use of current limiting resistors to interface inputs to voltages in excess VCC.

2. Features and benefits

? Optimized for low voltage applications: 1.0 V to 3.6 V

? Accepts TTL input levels between VCC = 2.7 V and VCC = 3.6 V

? Typical VOLP (output ground bounce) 0.8 V at VCC = 3.3 V, Tamb = 25 °C

? Typical VOHV (output VOH undershoot) 2 V at VCC = 3.3 V, Tamb = 25 °C

? Two 4-bit binary counters with individual clocks

? Divide-by any binary module up to 28 in one package

? Two master resets to clear each 4-bit counter individually

? Complies with JEDEC standard no. 7A

? ESD protection:

? HBM JESD22-A114F exceeds 2000 V

? MM JESD22-A115-A exceeds 200 V