74LVQ08集成電路（IC）的門反相器規(guī)格書PDF中文資料

74LVQ08屬于集成電路（IC）的門反相器。由意法半導(dǎo)體集團制造生產(chǎn)的74LVQ08門和反相器邏輯柵極和逆變器系列中的產(chǎn)品對單個邏輯信號執(zhí)行基本邏輯運算（例如 AND、NOT、OR 等）。與觸發(fā)器不同，它們不能夠存儲信息，不會對提供給其輸入的信號立即做出響應(yīng)。雖然早就被集成電路實施形式所取代，以用于實現(xiàn)復(fù)雜功能，但分立柵極仍可在僅需要非常簡單邏輯功能的情況下使用。

DESCRIPTION

The LVQ08 is a low voltage CMOS QUAD 2-INPUT AND GATE fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology.It is ideal for low power and low noise 3.3V applications.

The internal circuit is composed of 2 stages including buffer output, which enables high noise immunity and stable output.

It has better speed performance at 3.3V than 5V LS-TTL family combined with the true CMOS low power consumption.

All inputs and outputs are equipped with protection circuits against static discharge, giving them 2KV ESD immunity and transient excess voltage.

■ HIGH SPEED: tPD = 5 ns (TYP.) at VCC = 3.3V

■ COMPATIBLEWITH TTL OUTPUTS

■ LOW POWER DISSIPATION:

ICC =2 μA (MAX.) at TA = 25 °C

■ LOW NOISE:

VOLP = 0.3 V (TYP.) at VCC = 3.3V

■ 75? TRANSMISSIONLINE DRIVING CAPABILITY

■ SYMMETRICAL OUTPUT IMPEDANCE:

|IOH| = IOL = 24 mA (MIN)

■ PCI BUS LEVELSGUARANTEED AT 24mA

■ BALANCEDPROPAGATIONDELAYS: tPLH ? tPHL

■ OPERATING VOLTAGERANGE:

VCC (OPR)= 2V to 3.6V (1.2VData Retention)

■ PIN AND FUNCTION COMPATIBLE WITH 74 SERIES 08

■ IMPROVED LATCH-UP IMMUNITY