98ASS23225W中文資料恩智浦?jǐn)?shù)據(jù)手冊(cè)PDF規(guī)格書

Key features

? 8-Bit S08 central processor unit (CPU)

– Up to 20 MHz bus at 2.7 V to 5.5 V across

temperature range of -40 °C to 105 °C

– Supporting up to 40 interrupt/reset sources

– Supporting up to four-level nested interrupt

– On-chip memory

– Up to 16 KB flash read/program/erase over full

operating voltage and temperature

– Up to 256 byte EEPROM; 2-byte erase sector;

program and erase while executing flash

– Up to 2048 byte random-access memory (RAM)

– Flash and RAM access protection

? Power-saving modes

– One low-power stop mode; reduced power wait

mode

– Peripheral clock enable register can disable clocks to

unused modules, reducing currents; allows clocks to

remain enabled to specific peripherals in stop3 mode

? Clocks

– Oscillator (XOSC) - loop-controlled Pierce

oscillator; crystal or ceramic resonator range of

31.25 kHz to 39.0625 kHz or 4 MHz to 20 MHz

– Internal clock source (ICS) - containing a frequency

locked-loop (FLL) controlled by internal or external

reference; precision trimming of internal reference

allowing 1 deviation across temperature range of 0

°C to 70 °C and 2 deviation across the whole

operating temperature; up to 20 MHz

? System protection

– Watchdog with independent clock source

– Low-voltage detection with reset or interrupt;

selectable trip points

– Illegal opcode detection with reset

– Illegal address detection with reset

? Development support

– Single-wire background debug interface

– Breakpoint capability to allow three breakpoints

setting during in-circuit debugging

– On-chip in-circuit emulator (ICE) debug module

containing two comparators and nine trigger modes

? Peripherals

– ACMP - one analog comparator with both positive

and negative inputs; separately selectable interrupt

on rising and falling comparator output; filtering

– ADC - 12-channel, 12-bit resolution; 2.5 μs

conversion time; data buffers with optional

watermark; automatic compare function; internal

bandgap reference channel; operation in stop mode;

optional hardware trigger

– CRC - programmable cyclic redundancy check

module

– FTM - two flex timer modulators modules including

one 6-channel and one 2-channel ones; 16-bit

counter; each channel can be configured for input

capture, output compare, edge- or center-aligned

PWM mode

– IIC - One inter-integrated circuit module; up to 400

kbps; multi-master operation; programmable slave

address; supporting broadcast mode and 10-bit

addressing; supporting SMBUS and PMBUS

– MTIM - One modulo timer with 8-bit prescaler and

overflow interrupt

– RTC - 16-bit real timer counter (RTC)

– SCI - two serial communication interface (SCI/

UART) modules optional 13-bit break; full duplex

non-return to zero (NRZ); LIN extension support

– SPI - one 8-bit serial peripheral interface (SPI)

modules; full-duplex or single-wire bidirectional;

master or slave mode

– TSI - supporting up to 16 external electrodes;

configurable software or hardware scan trigger; fully

support NXP touch sensing software library;

capability to wake MCU from stop3 mode

? Input/Output

– Up to 37 GPIOs including one output-only pin

– One 8-bit keyboard interrupt module (KBI)

– Two true open-drain output pins

– Four, ultra-high current sink pins supporting 20 mA source/sink current

? Package options

– 44-pin LQFP

– 32-pin LQFP

– 20-pin SOIC; 20-pin TSSOP

– 16-pin TSSOP