首頁>A2F500M3G-FGG484>規(guī)格書詳情
A2F500M3G-FGG484集成電路（IC）的片上系統(tǒng)（SoC）規(guī)格書PDF中文資料
| 廠商型號 |
A2F500M3G-FGG484 |
| 參數(shù)屬性 | A2F500M3G-FGG484 封裝/外殼為484-BGA；包裝為盒；類別為集成電路（IC）的片上系統(tǒng)（SoC）；產(chǎn)品描述：IC SOC CORTEX-M3 80MHZ 484FBGA |
| 功能描述 | Terrestrial FPGA and SoC Product Catalog |
| 封裝外殼 | 484-BGA |
| 文件大小 |
2.01547 Mbytes |
| 頁面數(shù)量 |
27 頁 |
| 生產(chǎn)廠商 | Microsemi Corporation |
| 企業(yè)簡稱 |
Microsemi【美高森美】 |
| 中文名稱 | 美高森美公司官網(wǎng) |
| 原廠標識 |  |
| 數(shù)據(jù)手冊 | |
| 更新時間 | 2025-2-1 20:00:00 |
相關(guān)芯片規(guī)格書
更多A2F500M3G-FGG484規(guī)格書詳情
Features and Benefits
High Capacity
? 15 k to 1 M System Gates
? Up to 144 kbits of True Dual-Port SRAM
? Up to 300 User I/Os
Reprogrammable Flash Technology
? 130-nm, 7-Layer Metal (6 Copper), Flash-Based CMOS Process
? Instant On Level 0 Support
? Single-Chip Solution
? Retains Programmed Design when Powered Off
High Performance
? 350 MHz System Performance
? 3.3 V, 66 MHz 64-Bit PCI?
In-System Programming (ISP) and Security
? ISP Using On-Chip 128-Bit Advanced Encryption Standard (AES) Decryption (except ARM?-enabled ProASIC?3 devices) via JTAG (IEEE 1532–compliant)?
? FlashLock? to Secure FPGA Contents
Low Power
? Core Voltage for Low Power
? Support for 1.5 V-Only Systems
? Low-Impedance Flash Switches
High-Performance Routing Hierarchy
? Segmented, Hierarchical Routing and Clock Structure
Advanced I/O
? 700 Mbps DDR, LVDS-Capable I/Os (A3P250 and above)
? 1.5 V, 1.8 V, 2.5 V, and 3.3 V Mixed-Voltage Operation
? Wide Range Power Supply Voltage Support per JESD8-B, Allowing I/Os to Operate from 2.7 V to 3.6 V
? Bank-Selectable I/O Voltages—up to 4 Banks per Chip
? Single-Ended I/O Standards: LVTTL, LVCMOS 3.3 V / 2.5 V / 1.8 V / 1.5 V, 3.3 V PCI / 3.3 V PCI-X? and LVCMOS 2.5 V / 5.0 V Input
? Differential I/O Standards: LVPECL, LVDS, B-LVDS, and M-LVDS (A3P250 and above)
? I/O Registers on Input, Output, and Enable Paths
? Hot-Swappable and Cold Sparing I/Os?
? Programmable Output Slew Rate? and Drive Strength
? Weak Pull-Up/-Down
? IEEE 1149.1 (JTAG) Boundary Scan Test
? Pin-Compatible Packages across the ProASIC3 Family
Clock Conditioning Circuit (CCC) and PLL?
? Six CCC Blocks, One with an Integrated PLL
? Configurable Phase-Shift, Multiply/Divide, Delay Capabilities and External Feedback
? Wide Input Frequency Range (1.5 MHz to 350 MHz)
Embedded Memory?
? 1 kbit of FlashROM User Nonvolatile Memory
? SRAMs and FIFOs with Variable-Aspect-Ratio 4,608-Bit RAM Blocks (×1, ×2, ×4, ×9, and ×18 organizations)?
? True Dual-Port SRAM (except ×18)
ARM Processor Support in ProASIC3 FPGAs
? M1 ProASIC3 Devices—ARM?Cortex?-M1 Soft Processor Available with or without Debug
產(chǎn)品屬性
- 產(chǎn)品編號：
A2F500M3G-FGG484
- 制造商：
Microchip Technology
- 類別：
集成電路（IC） > 片上系統(tǒng)（SoC）
- 系列：
SmartFusion?
- 包裝：
盒
- 架構(gòu)：
MCU，F(xiàn)PGA
- 核心處理器：
ARM? Cortex?-M3
- 閃存大?。?/span>
512KB
- RAM 大?。?/span>
64KB
- 外設(shè)：
DMA，POR，WDT
- 連接能力：
EBI/EMI，以太網(wǎng)，I2C，SPI，UART/USART
- 速度：
80MHz
- 主要屬性：
ProASIC?3 FPGA，500K門，11520 D型觸發(fā)器
- 工作溫度：
0°C ~ 85°C（TJ）
- 封裝/外殼：
484-BGA
- 供應(yīng)商器件封裝：
484-FPBGA（23x23）
- 描述：
IC SOC CORTEX-M3 80MHZ 484FBGA
| 供應(yīng)商 | 型號 | 品牌 | 批號 | 封裝 | 庫存 | 備注 | 價格 |
|---|---|---|---|---|---|---|---|
MROSEMI/美高森美 |
23+ |
NA/ |
140 |
優(yōu)勢代理渠道,原裝正品,可全系列訂貨開增值稅票 |
詢價 | ||
MICROSEMI/美高森美 |
22+ |
FPBGA-484 |
100000 |
代理渠道/只做原裝/可含稅 |
詢價 | ||
ACTEL/愛特 |
24+ |
BGA |
880000 |
明嘉萊只做原裝正品現(xiàn)貨 |
詢價 | ||
Microchip/Microsem |
23+ |
FPBGA-484 |
1620 |
原廠原裝正品現(xiàn)貨,代理渠道,支持訂貨!!! |
詢價 | ||
Microsemi(美高森美) |
23+ |
FPBGA484 |
6000 |
誠信服務(wù)，絕對原裝原盤 |
詢價 | ||
MICROSEMI |
589220 |
16余年資質(zhì) 絕對原盒原盤 更多數(shù)量 |
詢價 | ||||
ACTEL/愛特 |
22+ |
BGA484 |
9000 |
原裝正品 |
詢價 | ||
MICROSEMI/美高森美 |
22+ |
FPBGA-484 |
48953 |
鄭重承諾只做原裝進口貨 |
詢價 | ||
Microchip Technology |
2年內(nèi)批號 |
484-FPBGA(23x23) |
4800 |
只供原裝進口公司現(xiàn)貨+可訂貨 |
詢價 | ||
ACTEL/愛特 |
24+ |
BGA |
25500 |
授權(quán)代理直銷,原廠原裝現(xiàn)貨,假一罰十,特價銷售 |
詢價 |
