首頁>A3P250-FGG144I>規(guī)格書詳情
A3P250-FGG144I集成電路（IC）的FPGA（現(xiàn)場(chǎng)可編程門陣列）規(guī)格書PDF中文資料
| 廠商型號(hào) |
A3P250-FGG144I |
| 參數(shù)屬性 | A3P250-FGG144I 封裝/外殼為144-LBGA；包裝為托盤；類別為集成電路（IC）的FPGA（現(xiàn)場(chǎng)可編程門陣列）；產(chǎn)品描述：IC FPGA 97 I/O 144FBGA |
| 功能描述 | ProASIC3 Flash Family FPGAs with Optional Soft ARM Support |
| 文件大小 |
10.66938 Mbytes |
| 頁面數(shù)量 |
220 頁 |
| 生產(chǎn)廠商 | Microsemi Corporation |
| 企業(yè)簡(jiǎn)稱 |
Microsemi【美高森美】 |
| 中文名稱 | 美高森美公司官網(wǎng) |
| 原廠標(biāo)識(shí) |  |
| 數(shù)據(jù)手冊(cè) | |
| 更新時(shí)間 | 2025-1-1 23:00:00 |
A3P250-FGG144I規(guī)格書詳情
Features and Benefits
High Capacity
? 15 k to 1 M System Gates
? Up to 144 kbits of True Dual-Port SRAM
? Up to 300 User I/Os
Reprogrammable Flash Technology
? 130-nm, 7-Layer Metal (6 Copper), Flash-Based CMOS Process
? Instant On Level 0 Support
? Single-Chip Solution
? Retains Programmed Design when Powered Off
High Performance
? 350 MHz System Performance
? 3.3 V, 66 MHz 64-Bit PCI?
In-System Programming (ISP) and Security
? ISP Using On-Chip 128-Bit Advanced Encryption Standard (AES) Decryption (except ARM?-enabled ProASIC?3 devices) via JTAG (IEEE 1532–compliant)?
? FlashLock? to Secure FPGA Contents
Low Power
? Core Voltage for Low Power
? Support for 1.5 V-Only Systems
? Low-Impedance Flash Switches
High-Performance Routing Hierarchy
? Segmented, Hierarchical Routing and Clock Structure
Advanced I/O
? 700 Mbps DDR, LVDS-Capable I/Os (A3P250 and above)
? 1.5 V, 1.8 V, 2.5 V, and 3.3 V Mixed-Voltage Operation
? Wide Range Power Supply Voltage Support per JESD8-B, Allowing I/Os to Operate from 2.7 V to 3.6 V
? Bank-Selectable I/O Voltages—up to 4 Banks per Chip
? Single-Ended I/O Standards: LVTTL, LVCMOS 3.3 V / 2.5 V / 1.8 V / 1.5 V, 3.3 V PCI / 3.3 V PCI-X? and LVCMOS 2.5 V / 5.0 V Input
? Differential I/O Standards: LVPECL, LVDS, B-LVDS, and M-LVDS (A3P250 and above)
? I/O Registers on Input, Output, and Enable Paths
? Hot-Swappable and Cold Sparing I/Os?
? Programmable Output Slew Rate? and Drive Strength
? Weak Pull-Up/-Down
? IEEE 1149.1 (JTAG) Boundary Scan Test
? Pin-Compatible Packages across the ProASIC3 Family
Clock Conditioning Circuit (CCC) and PLL?
? Six CCC Blocks, One with an Integrated PLL
? Configurable Phase-Shift, Multiply/Divide, Delay Capabilities and External Feedback
? Wide Input Frequency Range (1.5 MHz to 350 MHz)
Embedded Memory?
? 1 kbit of FlashROM User Nonvolatile Memory
? SRAMs and FIFOs with Variable-Aspect-Ratio 4,608-Bit RAM Blocks (×1, ×2, ×4, ×9, and ×18 organizations)?
? True Dual-Port SRAM (except ×18)
ARM Processor Support in ProASIC3 FPGAs
? M1 ProASIC3 Devices—ARM?Cortex?-M1 Soft Processor Available with or without Debug
產(chǎn)品屬性
- 產(chǎn)品編號(hào)：
A3P250-FGG144I
- 制造商：
Microchip Technology
- 類別：
集成電路（IC） > FPGA（現(xiàn)場(chǎng)可編程門陣列）
- 系列：
ProASIC3
- 包裝：
托盤
- 電壓 - 供電：
1.425V ~ 1.575V
- 安裝類型：
表面貼裝型
- 工作溫度：
-40°C ~ 100°C（TJ）
- 封裝/外殼：
144-LBGA
- 供應(yīng)商器件封裝：
144-FPBGA（13x13）
- 描述：
IC FPGA 97 I/O 144FBGA
| 供應(yīng)商 | 型號(hào) | 品牌 | 批號(hào) | 封裝 | 庫存 | 備注 | 價(jià)格 |
|---|---|---|---|---|---|---|---|
Microchip(微芯) |
23+ |
BGA |
7318 |
原廠可訂貨,技術(shù)支持,直接渠道?？珊灡９┖贤?/div> |
詢價(jià) | ||
ACTEL |
2020+ |
BGA |
8000 |
只做自己庫存,全新原裝進(jìn)口正品假一賠百,可開13%增 |
詢價(jià) | ||
ACTEL |
三年內(nèi) |
1983 |
只做原裝正品 |
詢價(jià) | |||
ACTEL/愛特 |
2023+ |
BGA |
1058 |
全新原裝正品,優(yōu)勢(shì)價(jià)格 |
詢價(jià) | ||
Microchip/Microsemi |
23+ |
FBGA-144 |
2682 |
原廠原裝正品現(xiàn)貨,代理渠道,支持訂貨!!! |
詢價(jià) | ||
ACTEL |
24+ |
BGA |
23000 |
免費(fèi)送樣原盒原包現(xiàn)貨一手渠道聯(lián)系 |
詢價(jià) | ||
MICROCHIP |
22+ |
SMD |
518000 |
明嘉萊只做原裝正品現(xiàn)貨 |
詢價(jià) | ||
Microchip(微芯) |
23+ |
BGA |
11586 |
正規(guī)渠道,免費(fèi)送樣。支持賬期,BOM一站式配齊 |
詢價(jià) | ||
ACTEL |
24+ |
BGA144 |
35200 |
一級(jí)代理/放心采購(gòu) |
詢價(jià) | ||
MICROCHIP |
24+ |
BGA |
16500 |
只做原裝正品現(xiàn)貨 假一賠十 |
詢價(jià) |
