CS8414-CS中文資料ETC數(shù)據(jù)手冊(cè)PDF規(guī)格書(shū)

[Cirrus-Logic]

Description

The CS8413 and CS8414 are monolithic CMOS devices which receive and decode audio data up to 96kHz according to the AES/EBU, IEC958, S/PDIF, and EIAJ CP340/1201 interface standards. The CS8413 and CS8414 receive data from a transmission line, recover the clock and synchronization signals, and de-multiplex the audio and digital data. Differential or single ended in puts can be decoded.

The CS8413 has a configurable internal buffer memory, read through a parallel port, which may be used to buffer channel status, auxiliary data, and/or user data.

The CS8414 de-multiplexes the channel, user, and validity data directly to serial output pins with dedicated output pins for the most important channel status bits.

Features

? Sample Rates to >100 kHz

? Low-Jitter, On-Chip Clock Recovery 256xFs Output clock Provided

? Supports: AES/EBU, IEC 958, S/PDIF, & EIAJ CP340/1201 Professional and Consumer Formats

? Extensive Error Reporting

Repeat Last Sample on Error Option

? On-Chip RS422 Line Receiver

? Configurable Buffer Memory (CS8413)

? Pin Compatible with CS8411 and CS8412