首頁>CY2213ZC-2>規(guī)格書詳情
CY2213ZC-2中文資料賽普拉斯數(shù)據(jù)手冊PDF規(guī)格書
CY2213ZC-2規(guī)格書詳情
Introduction
The CY2213 has a two-wire serial interface designed for data transfer operations, and is used for programming the P and Q values for frequency generation. Sclk is the serial clock line controlled by the master device. Sdata is a serial bidirectional data line. The CY2213 is a slave device and can either read or write information on the dataline upon request from the master device.
Features
? Jitter peak-peak (TYPICAL) = 35 ps
? LVPECL output
? Default Select option
? Serially-configurable multiply ratios
? Output edge-rate control
? 16-pin TSSOP
? High frequency
? 3.3V operation
Benefits
High-accuracy clock generation
One pair of differential output drivers
Phase-locked loop (PLL) multiplier select
Eight-bit feedback counter and six-bit reference counter for high accuracy
Minimize electromagnetic interference (EMI)
Industry-standard, low-cost package saves on board space
125- to 400-MHz (-1) or to 500-MHz (-2) extended output range for high-speed applications
Enables application compatibility
產品屬性
- 型號：
CY2213ZC-2
- 制造商：
Rochester Electronics LLC
- 功能描述：
- Bulk
- 制造商：
Cypress Semiconductor
| 供應商 | 型號 | 品牌 | 批號 | 封裝 | 庫存 | 備注 | 價格 |
|---|---|---|---|---|---|---|---|
CYPRESS/賽普拉斯 |
23+ |
TSSOP |
10000 |
原廠授權一級代理,專業(yè)海外優(yōu)勢訂貨,價格優(yōu)勢、品種 |
詢價 | ||
CYPRESS |
24+ |
SOP |
35200 |
一級代理/放心采購 |
詢價 | ||
CYPRESS |
22+ |
TSBU |
8900 |
英瑞芯只做原裝正品!!! |
詢價 | ||
CYPRESS |
2020+ |
TSSOP16 |
80000 |
只做自己庫存,全新原裝進口正品假一賠百,可開13%增 |
詢價 | ||
Cypress |
21+ |
25000 |
原廠原包 深圳現(xiàn)貨 主打品牌 假一賠百 可開票! |
詢價 | |||
CYPRESS |
19+ |
565 |
原裝正品 |
詢價 | |||
CYPRESS/賽普拉斯 |
24+ |
TSBU |
1000 |
原裝現(xiàn)貨假一賠十 |
詢價 | ||
CYPRESS/賽普拉斯 |
21+ |
NA |
2000 |
百域芯優(yōu)勢 實單必成 可開13點增值稅 |
詢價 | ||
CYPRESS |
23+ |
TSSOP16 |
260 |
全新原裝正品現(xiàn)貨,支持訂貨 |
詢價 | ||
CYPRESS/賽普拉斯 |
22+ |
TSSOP16 |
50000 |
只做原裝正品,假一罰十,歡迎咨詢 |
詢價 |
