CY7C057V-15AI中文資料賽普拉斯數(shù)據(jù)手冊(cè)PDF規(guī)格書(shū)

Features

? True dual-ported memory cells which allow simultaneous

access of the same memory location

? 16K x 36 organization (CY7C056V)

? 32K x 36 organization (CY7C057V)

? 0.25-micron CMOS for optimum speed/power

? High-speed access: 12/15/20 ns

? Low operating power

— Active: ICC = 250 mA (typical)

— Standby: ISB3 = 10 μA (typical)

? Fully asynchronous operation

? Automatic power-down

? Expandable data bus to 72 bits or more using Master/Slave

Chip Select when using more than one device

? On-Chip arbitration logic

? Semaphores included to permit software handshaking

between ports

? INT flag for port-to-port communication

? Byte Select on Left Port

? Bus Matching on Right Port

? Depth Expansion via dual chip enables

? Pin select for Master or Slave

? Commercial and Industrial Temperature Ranges

? Compact package

— 144-Pin TQFP (20 x 20 x 1.4 mm)

— 172-Ball BGA (1.0-mm pitch) (15 x 15 x.51 mm)