首頁>CY7C1217H-133AXC>規(guī)格書詳情
CY7C1217H-133AXC中文資料賽普拉斯數(shù)據(jù)手冊PDF規(guī)格書
CY7C1217H-133AXC規(guī)格書詳情
Functional Description[1]
The CY7C1217H is a 32K x 36 synchronous cache RAM designed to interface with high-speed microprocessors with minimum glue logic. Maximum access delay from clock rise is 6.5 ns (133-MHz version). A 2-bit on-chip counter captures the first address in a burst and increments the address automatically for the rest of the burst access.
Features
? 32K x 36 common I/O
? 3.3V core power supply (VDD)
? 2.5V/3.3V I/O power supply (VDDQ)
? Fast clock-to-output times
— 6.5 ns (for 133-MHz version)
? Provide high-performance 2-1-1-1 access rate
? User-selectable burst counter supporting Intel? Pentium? interleaved or linear burst sequences
? Separate processor and controller address strobes
? Synchronous self-timed write
? Asynchronous output enable
? Available in JEDEC-standard lead-free 100-Pin TQFP package
? “ZZ” Sleep Mode option
產(chǎn)品屬性
- 型號：
CY7C1217H-133AXC
- 制造商：
Cypress Semiconductor
- 功能描述：
SRAM SYNC QUAD 3.3V 1.125MBIT 32KX36 7.5NS 100TQFP - Bulk
| 供應(yīng)商 | 型號 | 品牌 | 批號 | 封裝 | 庫存 | 備注 | 價(jià)格 |
|---|---|---|---|---|---|---|---|
CYPRESSSEMICONDUCTOR |
23+ |
NA |
136 |
專做原裝正品,假一罰百! |
詢價(jià) | ||
Cypress |
21+ |
25000 |
原廠原包 深圳現(xiàn)貨 主打品牌 假一賠百 可開票! |
詢價(jià) | |||
CY |
24+ |
QFP |
26 |
詢價(jià) | |||
CYPRESS/賽普拉斯 |
QQ咨詢 |
LCC |
133 |
全新原裝 研究所指定供貨商 |
詢價(jià) | ||
Cypress |
DIP |
3600 |
Cypress一級分銷,原裝原盒原包裝! |
詢價(jià) | |||
Cypress |
2005 |
58 |
公司優(yōu)勢庫存 熱賣中!! |
詢價(jià) | |||
CYPRESS |
24+ |
35200 |
一級代理/放心采購 |
詢價(jià) | |||
CY |
2020+ |
CLCC24 |
80000 |
只做自己庫存,全新原裝進(jìn)口正品假一賠百,可開13%增 |
詢價(jià) | ||
CYPRESS |
2023+ |
SOP |
50000 |
原裝現(xiàn)貨 |
詢價(jià) | ||
CYPRESS/賽普拉斯 |
22+ |
QFP |
18000 |
原裝現(xiàn)貨原盒原包.假一罰十 |
詢價(jià) |
