首頁>CY7C1461AV33-100BZC>規(guī)格書詳情
CY7C1461AV33-100BZC中文資料賽普拉斯數(shù)據(jù)手冊PDF規(guī)格書
相關(guān)芯片規(guī)格書
更多- CY7C1461AV25-133BZI
- CY7C1461AV25-100BZC
- CY7C1461AV33-100AXC
- CY7C1461AV33-100AXI
- CY7C1461AV33-100AXI
- CY7C1461AV33_06
- CY7C1461AV33
- CY7C1461AV33
- CY7C1461AV33-100AXC
- CY7C1461AV25-133BZC
- CY7C1461AV25-100BZXI
- CY7C1461AV25-133AXI
- CY7C1461AV25-100AXI
- CY7C1461AV25-133AXC
- CY7C1461AV25-133BZXC
- CY7C1461AV25-100BZXC
- CY7C1461AV25-133BZXI
- CY7C1461AV33
CY7C1461AV33-100BZC規(guī)格書詳情
Functional Description[1]
The CY7C1461AV33/CY7C1463AV33/CY7C1465AV33 is a 3.3V, 1M x 36/2M x 18/512K x 72 Synchronous Flow -through Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states.
The CY7C1461AV33/CY7C1463AV33/CY7C1465AV33 is equipped with the advanced No Bus Latency (NoBL) logic required to enable consecutive Read/Write operations with data being transferred on every clock cycle. This feature dramatically improves the throughput of data through the SRAM, especially in systems that require frequent Write-Read transitions.
Features
? No Bus Latency? (NoBL?) architecture eliminates dead cycles between write and read cycles
? Can support up to 133-MHz bus operations with zero wait states
— Data is transferred on every clock
? Pin-compatible and functionally equivalent to ZBT? devices
? Internally self-timed output buffer control to eliminate the need to use OE
? Registered inputs for flow-through operation
? Byte Write capability
? 3.3V/2.5V I/O power supply
? Fast clock-to-output times
— 6.5 ns (for 133-MHz device)
? Clock Enable (CEN) pin to enable clock and suspend operation
? Synchronous self-timed writes
? Asynchronous Output Enable
? CY7C1461AV33, CY7C1463AV33 available in
JEDEC-standard lead-free 100-pin TQFP package,
lead-free and non-lead-free 165-ball FBGA package.
CY7C1465AV33 available in lead-free and non-lead-free
209-ball FBGA package
? Three chip enables for simple depth expansion
? Automatic Power-down feature available using ZZ mode or CE deselect
? IEEE 1149.1 JTAG-Compatible Boundary Scan
? Burst Capability—linear or interleaved burst order
? Low standby power
供應(yīng)商 | 型號 | 品牌 | 批號 | 封裝 | 庫存 | 備注 | 價(jià)格 |
---|---|---|---|---|---|---|---|
Infineon Technologies |
23+/24+ |
100-LQFP |
8600 |
只供原裝進(jìn)口公司現(xiàn)貨+可訂貨 |
詢價(jià) | ||
Cypress |
21+ |
100TQFP (14x20) |
13880 |
公司只售原裝,支持實(shí)單 |
詢價(jià) | ||
Cypress(賽普拉斯) |
21+ |
TQFP-100 |
30000 |
只做原裝,質(zhì)量保證 |
詢價(jià) | ||
CYPRESS/賽普拉斯 |
23+ |
QFP |
3000 |
一級代理原廠VIP渠道,專注軍工、汽車、醫(yī)療、工業(yè)、 |
詢價(jià) | ||
CYPRESS(賽普拉斯) |
23+ |
LQFP100 |
7350 |
現(xiàn)貨供應(yīng),當(dāng)天可交貨!免費(fèi)送樣,原廠技術(shù)支持!!! |
詢價(jià) | ||
CYPRESS |
2138+ |
原廠標(biāo)準(zhǔn)封裝 |
8960 |
代理CYPRESS全系列芯片,原裝現(xiàn)貨 |
詢價(jià) | ||
CY |
23+ |
SOP |
3200 |
全新原裝、誠信經(jīng)營、公司現(xiàn)貨銷售! |
詢價(jià) | ||
CYPRESS/賽普拉斯 |
23+ |
QFP |
98900 |
原廠原裝正品現(xiàn)貨!! |
詢價(jià) | ||
Cypress(賽普拉斯) |
23+ |
標(biāo)準(zhǔn)封裝 |
6000 |
正規(guī)渠道,只有原裝! |
詢價(jià) | ||
CYPRESS |
23+ |
14+ |
43769 |
公司原裝現(xiàn)貨!主營品牌!可含稅歡迎查詢 |
詢價(jià) |