CY7C4245集成電路（IC）的FIFO存儲器規(guī)格書PDF中文資料

Functional Description

The CY7C42X5 are high-speed, low-power, first-in first-out (FIFO) memories with clocked read and write interfaces. All are 18 bits wide and are pin/functionally compatible toIDT722x5. The CY7C42X5 can be cascaded to increase FIFO depth. Programmable features include Almost Full/Almost Empty flags. These FIFOs provide solutions for a wide variety of data buffering needs, including high-speed data acquisition, multiprocessor interfaces, and communications buffering.

Features

? High-speed, low-power, first-in first-out (FIFO) memories

? 64 x 18 (CY7C4425)

? 256 x 18 (CY7C4205)

? 512 x 18 (CY7C4215)

? 1K x 18 (CY7C4225)

? 2K x 18 (CY7C4235)

? 4K x 18 (CY7C4245)

? High-speed 100-MHz operation (10 ns read/write cycle time)

? Low power (ICC =45 mA)

? Fully asynchronous and simultaneous read and write operation

? Empty, Full, Half Full, and Programmable Almost Empty/Almost Full status flags

? TTL-compatible

? Retransmit function

? Output Enable (OE) pin

? Independent read and write enable pins

? Center power and ground for reduced noise

? Supports free-running 50 duty cycle clock inputs

? Width Expansion Capability

? Depth Expansion Capability

? Space saving 64-pin 10x10 TQFP, and 14x14 TQFP

? 68-pin PLCC