首頁>CY8C3665AXI-016>規(guī)格書詳情

CY8C3665AXI-016中文資料賽普拉斯數(shù)據(jù)手冊(cè)PDF規(guī)格書

CY8C3665AXI-016
廠商型號(hào)

CY8C3665AXI-016

功能描述

Programmable System-on-Chip (PSoC)

文件大小

2.95092 Mbytes

頁面數(shù)量

99

生產(chǎn)廠商 CypressSemiconductor
企業(yè)簡(jiǎn)稱

Cypress賽普拉斯

中文名稱

賽普拉斯半導(dǎo)體公司官網(wǎng)

原廠標(biāo)識(shí)
數(shù)據(jù)手冊(cè)

下載地址一下載地址二到原廠下載

更新時(shí)間

2024-11-20 20:00:00

CY8C3665AXI-016規(guī)格書詳情

General Description

With its unique array of configurable blocks, PSoC?3 is a true system level solution providing MCU, memory, analog, and digital peripheral functions in a single chip. The CY8C36 family offers a modern method of signal acquisition, signal processing, and control with high accuracy, high bandwidth, and high flexibility. Analog capability spans the range from thermocouples (near DC voltages) to ultrasonic signals. The CY8C36 family can handle dozens of data acquisition channels and analog inputs on every GPIO pin. The CY8C36 family is also a high performance configurable digital system with some part numbers including interfaces such as USB, multi-master I2C, and CAN. In addition to communication interfaces, the CY8C36 family has an easy to configure logic array, flexible routing to all I/O pins, and a high performance single cycle 8051 microprocessor core. Designers can easily create system level designs using a rich library of prebuilt components and boolean primitives using PSoC? Creator?, a hierarchical schematic design entry tool. The CY8C36 family provides unparalleled opportunities for analog and digital bill of materials integration while easily accommodating last minute design changes through simple firmware updates.

Features

■ Single cycle 8051 CPU core

□ DC to 67 MHz operation

□ Multiply and divide instructions

□ Flash program memory, up to 64 KB, 100,000 write cycles, 20 years retention, multiple security features

□ Up to 8 KB Flash ECC or configuration storage

□ Up to 8 KB SRAM memory

□ Up to 2 KB EEPROM memory, 1M cycles, 20 years retention

□ 24 channel DMA with multilayer AHB bus access

? Programmable chained descriptors and priorities

? High bandwidth 32-bit transfer support

■ Low voltage, ultra low power

□ Wide operating voltage range: 0.5V to 5.5V

□ High efficiency boost regulator from 0.5V input to 1.8V-5.0V output

□ 330 μA at 1 MHz, 1.2 mA at 6 MHz, 5.6 mA at 40 MHz

□ Low power modes including:

? 200 nA hibernate mode with RAM retention and LVD

? 1 μA sleep mode with real time clock and low voltage reset

■ Versatile I/O system

□ 28 to 72 I/O (62 GPIO, 8 SIO, 2 USBIO[1])

□ Any GPIO to any digital or analog peripheral routability

□ LCD direct drive from any GPIO, up to 46x16 segments[1]

□ 1.2V to 5.5V I/O interface voltages, up to 4 domains

□ Maskable, independent IRQ on any pin or port

□ Schmitt trigger TTL inputs

□ All GPIO configurable as open drain high/low, pull up/down, High-Z, or strong output

□ Configurable GPIO pin state at power on reset (POR)

□ 25 mA sink on SIO

■ Digital peripherals

□ 20 to 24 programmable PLD based Universal Digital Blocks

□ Full CAN 2.0b 16 RX, 8 TX buffers[1]

□ Full-speed (FS) USB 2.0 12 Mbps using internal oscillator[1]

□ Up to four 16-bit configurable timer, counter, and PWM blocks

□ Library of standard peripherals

? 8, 16, 24, and 32-bit timers, counters, and PWMs

? SPI, UART, I2C

? Many others available in catalog

□ Library of advanced peripherals

? Cyclic Redundancy Check (CRC)

? Pseudo Random Sequence (PRS) generator

? LIN Bus 2.0

? Quadrature decoder

■ Analog peripherals (1.71V ≤ Vdda ≤ 5.5V)

□ 1.024V±0.9 internal voltage reference across -40°C to +85°C (14 ppm/°C)

□ Configurable Delta-Sigma ADC with 12-bit resolution

? Programmable gain stage: x0.25 to x16

? 12-bit mode, 192 ksps, 70 dB SNR, 1 bit INL/DNL

□ 67 MHz, 24-bit fixed point digital filter block (DFB) to implement FIR and IIR filters[1]

□ Up to four 8-bit, 8 Msps IDACs or 1 Msps VDACs

□ Four comparators with 75 ns response time

□ Up to four uncommitted opamps with 25 mA drive capability

□ Up to four configurable multifunction analog blocks. Example configurations are PGA, TIA, Mixer, and Sample and Hold

■ Programming, debug, and trace

□ JTAG (4 wire), Serial Wire Debug (SWD) (2 wire), and Single Wire Viewer (SWV) interfaces

□ 8 address and 1 data breakpoint

□ 4 KB instruction trace buffer

□ Bootloader programming supportable through I2C, SPI, UART, USB, and other interfaces

■ Precision, programmable clocking

□ 1 to 66 MHz internal ±1 oscillator (over full temperature and voltage range) with PLL

□ 4 to 33 MHz crystal oscillator for crystal PPM accuracy

□ Internal PLL clock generation up to 67 MHz

□ 32.768 kHz watch crystal oscillator

□ Low power internal oscillator at 1 kHz, 100 kHz

■ Temperature and packaging

□ -40°C to +85°C degrees industrial temperature

□ 48-pin SSOP, 48-pin QFN, 68-pin QFN, and 100-pin TQFP package options

產(chǎn)品屬性

  • 型號(hào):

    CY8C3665AXI-016

  • 功能描述:

    可編程片上系統(tǒng) - PSoC 32K Flash 67MHz 8051 0.5V to 5.5V

  • RoHS:

  • 制造商:

    Cypress Semiconductor

  • 核心:

    8051

  • 處理器系列:

    CY8C36

  • 數(shù)據(jù)總線寬度:

    8 bit

  • 最大時(shí)鐘頻率:

    67 MHz

  • 程序存儲(chǔ)器大?。?/span>

    32 KB 數(shù)據(jù) RAM

  • 大?。?/span>

    4 KB 片上

  • ADC:

    Yes

  • 工作電源電壓:

    0.5 V to 5.5 V

  • 工作溫度范圍:

    - 40 C to + 85 C

  • 封裝/箱體:

    QFN-68

  • 安裝風(fēng)格:

    SMD/SMT

供應(yīng)商 型號(hào) 品牌 批號(hào) 封裝 庫存 備注 價(jià)格
CYPRESS/賽普拉斯
23+
NA/
3270
原裝現(xiàn)貨,當(dāng)天可交貨,原型號(hào)開票
詢價(jià)
CYPRESS
22+
100-TQFP14x14
1180
原裝現(xiàn)貨
詢價(jià)
Cypress Semiconductor
20+
TQFP-100
29860
Cypress微控制器MCU-可開原型號(hào)增稅票
詢價(jià)
CYPRESS/賽普拉斯
22+
NA
20000
原裝現(xiàn)貨,實(shí)單支持
詢價(jià)
CY
NA
68900
原包原標(biāo)簽100%進(jìn)口原裝常備現(xiàn)貨!
詢價(jià)
CYPRESS
21+
QFN
15
原裝現(xiàn)貨假一賠十
詢價(jià)
CYPRESS/賽普拉斯
1936+
TQFP
6852
只做原裝正品現(xiàn)貨!假一賠十!
詢價(jià)
Cypress
23+
NA
3200
專業(yè)電子元器件供應(yīng)鏈正邁科技特價(jià)代理QQ1304306553
詢價(jià)
CYPRESS/賽普拉斯
2022
NA
80000
原裝現(xiàn)貨,OEM渠道,歡迎咨詢
詢價(jià)
-
23+
100-TQFP14x14
3000
一級(jí)代理原廠VIP渠道,專注軍工、汽車、醫(yī)療、工業(yè)、
詢價(jià)