DDU66C中文資料DATADELAY數(shù)據(jù)手冊PDF規(guī)格書

FUNCTIONAL DESCRIPTION

The DDU66C-series device is a 5-tap digitally buffered delay line. The signal input (IN) is reproduced at the outputs (T1-T5), shifted in time by an amount given by the device dash number. For dash numbers less than 40, the total delay of the line is measured from T1 to T5, with the nominal value given by the dash number. The nominal tap-to-tap delay increment is given by 1/4 of this number. The inherent delay from IN to T1 is nominally 8.0ns. For dash numbers greater than or equal to 40, the total delay of the line is measured from IN to T5, with the nominal value given by the dash number. The nominal tap-to-tap delay increment is given by 1/5 of this number.

FEATURES

? Five equally spaced outputs

? Fits standard 14-pin DIP socket

? Low profile

? Auto-insertable

? Input & outputs fully CMOS interfaced & buffered

? 10 T2L fan-out capability