首頁>DT72V3664L10PF>規(guī)格書詳情
DT72V3664L10PF中文資料IDT數(shù)據(jù)手冊PDF規(guī)格書
廠商型號 |
DT72V3664L10PF |
功能描述 | 3.3 VOLT CMOS SyncBiFIFOTM WITH BUS-MATCHING 2,048 x 36 x 2 4,096 x 36 x 2 8,192 x 36 x 2 |
文件大小 |
416.97 Kbytes |
頁面數(shù)量 |
37 頁 |
生產(chǎn)廠商 | Integrated Device Technology, Inc. |
企業(yè)簡稱 |
IDT |
中文名稱 | Integrated Device Technology, Inc.官網(wǎng) |
原廠標(biāo)識 | |
數(shù)據(jù)手冊 | |
更新時(shí)間 | 2025-1-17 14:18:00 |
DT72V3664L10PF規(guī)格書詳情
DESCRIPTION
The IDT72V3654/72V3664/72V3674 are pin and functionally compatible versions of the IDT723654/723664/723674, designed to run off a 3.3V supply for exceptionally low-power consumption. These devices are monolithic, high-speed, low-power, CMOS bidirectional synchronous (clocked) FIFO memory which supports clock frequencies up to 100 MHz and has read access times as fast as 6.5ns. Two independent 2,048/4,096/8,192 x 36 dual-port SRAM FIFOs on board each chip buffer data in opposite directions. FIFO data on Port B can be input and output in 36-bit, 18-bit, or 9-bit formats with a choice of Big- or Little-Endian configurations.
FEATURES
? Memory storage capacity:
IDT72V3654 – 2,048 x 36 x 2
IDT72V3664 – 4,096 x 36 x 2
IDT72V3674 – 8,192 x 36 x 2
? Clock frequencies up to 100 MHz (6.5ns access time)
? Two independent clocked FIFOs buffering data in opposite directions
? Select IDT Standard timing (using EFA, EFB, FFA, and FFB flags functions) or First Word Fall Through Timing (using ORA, ORB, IRA, and IRB flag functions)
? Programmable Almost-Empty and Almost-Full flags; each has five default offsets (8, 16, 64, 256 and 1,024 )
? Serial or parallel programming of partial flags
? Port B bus sizing of 36 bits (long word), 18 bits (word) and 9 bits (byte)
? Big- or Little-Endian format for word and byte bus sizes
? Retransmit Capability
? Master Reset clears data and configures FIFO, Partial Reset clears data but retains configuration settings
? Mailbox bypass registers for each FIFO
? Free-running CLKA and CLKB may be asynchronous or coincident (simultaneous reading and writing of data on a single clock edge is permitted)
? Auto power down minimizes power dissipation
? Available in space saving 128-pin Thin Quad Flatpack (TQFP)
? Pin and functionally compatible version of the 5V operating IDT723654/723664/723674
? Pin compatible to the lower density parts, IDT72V3624/72V3634/ 72V3644
? Industrial temperature range (–40°C to +85°C) is available
產(chǎn)品屬性
- 型號:
DT72V3664L10PF
- 制造商:
IDT
- 制造商全稱:
Integrated Device Technology
- 功能描述:
3.3 VOLT CMOS SyncBiFIFOTM WITH BUS-MATCHING 2,048 x 36 x 2 4,096 x 36 x 2 8,192 x 36 x 2
供應(yīng)商 | 型號 | 品牌 | 批號 | 封裝 | 庫存 | 備注 | 價(jià)格 |
---|---|---|---|---|---|---|---|
2023+ |
7.2mm |
3000 |
進(jìn)口原裝現(xiàn)貨 |
詢價(jià) | |||
原廠 |
2023+ |
模塊 |
600 |
專營模塊,繼電器,公司原裝現(xiàn)貨 |
詢價(jià) | ||
IDT |
20+ |
SOP16P |
36800 |
原裝優(yōu)勢主營型號-可開原型號增稅票 |
詢價(jià) | ||
23+ |
65480 |
詢價(jià) | |||||
歐派克 |
24+ |
MODULE |
2100 |
公司大量全新現(xiàn)貨 隨時(shí)可以發(fā)貨 |
詢價(jià) | ||
進(jìn)口原裝 |
23+ |
SSOP |
1642 |
全新原裝現(xiàn)貨 |
詢價(jià) | ||
DT |
2339+ |
QFP |
5645 |
公司原廠原裝現(xiàn)貨假一罰十!特價(jià)出售!強(qiáng)勢庫存! |
詢價(jià) | ||
D-TEK |
23+ |
NA/ |
3568 |
原裝現(xiàn)貨,當(dāng)天可交貨,原型號開票 |
詢價(jià) | ||
IDT |
24+ |
PLCC |
2987 |
只售原裝自家現(xiàn)貨!誠信經(jīng)營!歡迎來電! |
詢價(jià) | ||
FAIRCHILD/仙童 |
22+ |
N/A |
354000 |
詢價(jià) |