首頁>GS84018T-150>規(guī)格書詳情
GS84018T-150中文資料GSI數(shù)據(jù)手冊(cè)PDF規(guī)格書
GS84018T-150規(guī)格書詳情
Features
? FT pin for user configurable flow through or pipelined operation.
? Single Cycle Deselect (SCD) Operation.
? 3.3V +10/-5 Core power supply
? 2.5V or 3.3V I/O supply.
? LBO pin for linear or interleaved burst mode.
? Internal input resistors on mode pins allow floating mode pins.
? Default to Interleaved Pipelined Mode.
? Byte write (BW) and/or global write (GW) operation.
? Common data inputs and data outputs.
? Clock Control, registered, address, data, and control.
? Internal Self-Timed Write cycle.
? Automatic power-down for portable applications.
? JEDEC standard 100-lead TQFP or 119 Bump BGA package.
Applications
The GS84018/32/36 is a 4,718,592 bit (4,194,304 bit for x32 version) high performance synchronous SRAM with a 2 bit burst address counter. Although of a type originally developed for Level 2 Cache applications supporting high performance CPU’s, the device now finds application in synchronous SRAM applications ranging from DSP main store to networking chip set support. The GS84018/32/36 is available in a JEDEC standard 100-lead TQFP or 119 Bump BGA package.
產(chǎn)品屬性
- 型號(hào)：
GS84018T-150
- 功能描述：
x18 Fast Synchronous SRAM
| 供應(yīng)商 | 型號(hào) | 品牌 | 批號(hào) | 封裝 | 庫存 | 備注 | 價(jià)格 |
|---|---|---|---|---|---|---|---|
CSL |
2016+ |
QFP100 |
6000 |
只做原裝,假一罰十,公司可開17%增值稅發(fā)票! |
詢價(jià) | ||
GSI |
24+ |
QFP |
35210 |
原裝現(xiàn)貨/放心購買 |
詢價(jià) | ||
GSI |
21+ |
QFP |
10 |
原裝現(xiàn)貨假一賠十 |
詢價(jià) | ||
GSI |
23+ |
BGA |
10 |
原裝正品現(xiàn)貨 |
詢價(jià) | ||
GSI |
23+ |
NA |
300 |
專做原裝正品,假一罰百! |
詢價(jià) | ||
GSI |
23+ |
QFP |
4500 |
全新原裝、誠信經(jīng)營、公司現(xiàn)貨銷售 |
詢價(jià) | ||
GSI |
24+ |
QFP |
88 |
詢價(jià) | |||
GSI |
22+ |
TQFP |
5000 |
全新原裝現(xiàn)貨!自家?guī)齑? |
詢價(jià) | ||
GSI |
23+ |
NA |
1218 |
原裝正品代理渠道價(jià)格優(yōu)勢(shì) |
詢價(jià) | ||
GLOBESPA |
23+ |
QFP |
98900 |
原廠原裝正品現(xiàn)貨!! |
詢價(jià) |
