首頁>H5AN4G4NBJR>規(guī)格書詳情

H5AN4G4NBJR中文資料etc未分類制造商數(shù)據(jù)手冊(cè)PDF規(guī)格書

H5AN4G4NBJR
廠商型號(hào)

H5AN4G4NBJR

功能描述

Lead-Free&Halogen-Free

文件大小

716.05 Kbytes

頁面數(shù)量

48

生產(chǎn)廠商 List of Unclassifed Manufacturers
企業(yè)簡稱

etc2etc未分類制造商

中文名稱

etc2未分類制造商

原廠標(biāo)識(shí)
數(shù)據(jù)手冊(cè)

下載地址一下載地址二

更新時(shí)間

2025-1-26 11:14:00

H5AN4G4NBJR規(guī)格書詳情

FEATURES

? VDD=VDDQ=1.2V +/- 0.06V

? Fully differential clock inputs (CK, CK) operation

? Differential Data Strobe (DQS, DQS)

? On chip DLL align DQ, DQS and DQS transition with CK

transition

? DM masks write data-in at the both rising and falling

edges of the data strobe

? All addresses and control inputs except data, data

strobes and data masks latched on the rising edges of

the clock

? Programmable CAS latency 9, 11, 12, 13, 14, 15, 16,

17, 18, 19 and 20

? Programmable additive latency 0, CL-1, and CL-2

supported (x4/x8 only)

? Programmable CAS Write latency (CWL) = 9, 10, 11,

12, 14, 16, 18

? Programmable burst length 4/8 with both nibble

sequential and interleave mode

? BL switch on the fly

? 16banks

? Average Refresh Cycle (Tcase of 0 oC~ 95 oC)

- 7.8 μs at 0oC ~ 85 oC

- 3.9 μs at 85oC ~ 95 oC

? Operating Temperture Range

- Commercial Temperature (0 oC~ 95 oC)

- Industrial Temperature (-40oC~ 95 oC)

? JEDEC standard 78ball FBGA(x4/x8), 96ball FBGA(x16)

? Driver strength selected by MRS

? Dynamic On Die Termination supported

? Two Termination States such as RTT_PARK and

RTT_NOM switchable by ODT pin

? Asynchronous RESET pin supported

? ZQ calibration supported

? TDQS (Termination Data Strobe) supported (x8 only)

? Write Levelization supported

? 8 bit pre-fetch

? This product in compliance with the RoHS directive.

? Internal Vref DQ level generation is available

? Write CRC is supported at all speed grades

? Maximum Power Saving Mode is supported

? TCAR(Temperature Controlled Auto Refresh) mode is

supported

? LP ASR(Low Power Auto Self Refresh) mode is supported

? Fine Granularity Refresh is supported

? Per DRAM Addressability is supported

? Geardown Mode(1/2 rate, 1/4 rate) is supported

? Programable Preamble for read and write is supported

? Self Refresh Abort is supported

? CA parity (Command/Address Parity) mode is supported

? Bank Grouping is applied, and CAS to CAS latency

(tCCD_L, tCCD_S) for the banks in the same or different

bank group accesses are available

? DBI(Data Bus Inversion) is supported(x8/x16)

供應(yīng)商 型號(hào) 品牌 批號(hào) 封裝 庫存 備注 價(jià)格
HYNIX(海力士)
21+
BGA
12588
原裝現(xiàn)貨,量大可定
詢價(jià)
SKHYNIX
23+
BGA
3000
一級(jí)代理原廠VIP渠道,專注軍工、汽車、醫(yī)療、工業(yè)、
詢價(jià)
SKHYNIX
19+
FBGA
72563
原廠代理渠道,每一顆芯片都可追溯原廠;
詢價(jià)
HYNIX
17+
BGA
22
全新原裝只做自己庫存只做原裝
詢價(jià)
SKHYINX
17+
BGA
880000
明嘉萊只做原裝正品現(xiàn)貨
詢價(jià)
SKHYNIX
2021+
FBGA
100500
一級(jí)代理專營品牌!原裝正品,優(yōu)勢現(xiàn)貨,長期排單到貨
詢價(jià)
HYNIX
23+
BGA
50000
全新原裝正品現(xiàn)貨,支持訂貨
詢價(jià)
SKHYINX
22+
BGA
6000
進(jìn)口原裝 假一罰十 現(xiàn)貨
詢價(jià)
HYNIX
BGA
68900
原包原標(biāo)簽100%進(jìn)口原裝常備現(xiàn)貨!
詢價(jià)
SKHYNIX
20+
BGA
19570
原裝優(yōu)勢主營型號(hào)-可開原型號(hào)增稅票
詢價(jià)