首頁>H5TC4G63CFR-RDJ>規(guī)格書詳情
H5TC4G63CFR-RDJ中文資料海力士數(shù)據(jù)手冊PDF規(guī)格書
相關(guān)芯片規(guī)格書
更多H5TC4G63CFR-RDJ規(guī)格書詳情
FEATURES
? VDD=VDDQ=1.35V + 0.100 / - 0.067V
? Fully differential clock inputs (CK, CK) operation
? Differential Data Strobe (DQS, DQS)
? On chip DLL align DQ, DQS and DQS transition with CK
transition
? DM masks write data-in at the both rising and falling
edges of the data strobe
? All addresses and control inputs except data,
data strobes and data masks latched on the
rising edges of the clock
? Programmable CAS latency 5, 6, 7, 8, 9, 10, 11 and 13
supported
? Programmable additive latency 0, CL-1, and CL-2
supported
? Programmable CAS Write latency (CWL) = 5, 6, 7, 8
? Programmable burst length 4/8 with both nibble
sequential and interleave mode
? BL switch on the fly
? 8banks
? Average Refresh Cycle (Tcase of 0 oC~ 95 oC)
- 7.8 μs at 0oC ~ 85 oC
- 3.9 μs at 85oC ~ 95 oC
Commercial Temperature( 0oC ~ 95 oC)
Industrial Temperature( -40oC ~ 95 oC)
? JEDEC standard 78ball FBGA(x8), 96ball FBGA (x16)
? Driver strength selected by EMRS
? Dynamic On Die Termination supported
? Asynchronous RESET pin supported
? ZQ calibration supported
? TDQS (Termination Data Strobe) supported (x8 only)
? Write Levelization supported
? 8 bit pre-fetch
供應(yīng)商 | 型號 | 品牌 | 批號 | 封裝 | 庫存 | 備注 | 價格 |
---|---|---|---|---|---|---|---|
SKHYNIX |
23+ |
NA/ |
100 |
優(yōu)勢代理渠道,原裝正品,可全系列訂貨開增值稅票 |
詢價 | ||
SKHYNIX |
1703+ |
BGA |
880000 |
明嘉萊只做原裝正品現(xiàn)貨 |
詢價 | ||
SKHYNIX |
21+ |
BGA |
5000 |
全新原裝現(xiàn)貨 價格優(yōu)勢 |
詢價 | ||
SKHYNIX |
589220 |
16余年資質(zhì) 絕對原盒原盤 更多數(shù)量 |
詢價 | ||||
SAMSUNG/三星 |
22+ |
BGA |
39308 |
原裝正品現(xiàn)貨 |
詢價 | ||
SKhynix |
FBGA |
1253 |
正品原裝--自家現(xiàn)貨-實單可談 |
詢價 | |||
SK HYNIX |
23+ |
BGA |
3200 |
正規(guī)渠道,只有原裝! |
詢價 | ||
NANYA/南亞 |
2022+ |
FBGA96 |
8600 |
英瑞芯只做原裝正品 |
詢價 | ||
NANYA/南亞 |
22+ |
FBGA96 |
18000 |
原裝正品 |
詢價 | ||
SKHYNIX |
22+ |
FBGA-96 |
9600 |
原裝現(xiàn)貨,優(yōu)勢供應(yīng),支持實單! |
詢價 |