首頁>HD74HC107FPEL>規(guī)格書詳情
HD74HC107FPEL中文資料瑞薩數(shù)據(jù)手冊PDF規(guī)格書
HD74HC107FPEL規(guī)格書詳情
Description
This flip-flop is edge sensitive to the clock input and change state on the negative going transition of the clock pulse. Each one has independent J, K, clock, and clear inputs and Q and Q outputs. Clear is independent of the clock and accomplished by a low level on the input.
Features
? High Speed Operation: tpd (Clock to Q) = 19 ns typ (CL = 50 pF)
? High Output Current: Fanout of 10 LSTTL Loads
? Wide Operating Voltage: VCC = 2 to 6 V
? Low Input Current: 1 μA max
? Low Quiescent Supply Current: ICC (static) = 2 μA max (Ta = 25°C)
供應(yīng)商 | 型號 | 品牌 | 批號 | 封裝 | 庫存 | 備注 | 價格 |
---|---|---|---|---|---|---|---|
HITACHI/日立 |
23+ |
NA/ |
1647 |
優(yōu)勢代理渠道,原裝正品,可全系列訂貨開增值稅票 |
詢價 | ||
RENESAS |
22+23+ |
New |
34686 |
絕對原裝正品現(xiàn)貨,全新深圳原裝進口現(xiàn)貨 |
詢價 | ||
REN |
2023+ |
DIP |
8635 |
一級代理優(yōu)勢現(xiàn)貨,全新正品直營店 |
詢價 | ||
RENESAS |
22+ |
SOP-0.52 |
8000 |
原裝正品支持實單 |
詢價 | ||
HIT |
23+ |
SOP |
3200 |
全新原裝、誠信經(jīng)營、公司現(xiàn)貨銷售 |
詢價 | ||
24+ |
SOP |
102 |
詢價 | ||||
HIT |
23+ |
DIP |
5000 |
原裝正品,假一罰十 |
詢價 | ||
HIT |
2020+ |
DIP |
80000 |
只做自己庫存,全新原裝進口正品假一賠百,可開13%增 |
詢價 | ||
HITACHI/日立 |
23+ |
6500 |
專注配單,只做原裝進口現(xiàn)貨 |
詢價 | |||
HIT |
24+ |
DIP |
5000 |
原裝進口現(xiàn)貨假一賠十 |
詢價 |