首頁>HD74HCT573P>規(guī)格書詳情
HD74HCT573P中文資料瑞薩數(shù)據(jù)手冊PDF規(guī)格書
HD74HCT573P規(guī)格書詳情
Description
When the latch enable (LE) input is high, the Q outputs of HD74HCT563 will follow the inversion of the D inputs and the Q outputs of HD74HCT573 will follow the D inputs. When the latch enable goes low, data at the D inputs will be retained at the outputs until latch enable returns high again. When a high logic level is applied to the output control input, all outputs go to a high impedance state, regardless of what signals are present at the other inputs and the state of the storage elements.
Features
? LSTTL Output Logic Level Compatibility as well as CMOS Output Compatibility
? High Speed Operation: tpd (Data to Q, Q) = 13 ns typ (CL = 50 pF)
? High Output Current: Fanout of 15 LSTTL Loads
? Wide Operating Voltage: VCC = 4.5 to 5.5 V
? Low Input Current: 1 μA max
? Low Quiescent Supply Current: ICC (static) = 4 μA max (Ta = 25°C)
| 供應商 | 型號 | 品牌 | 批號 | 封裝 | 庫存 | 備注 | 價格 |
|---|---|---|---|---|---|---|---|
HITACHI/日立 |
23+ |
NA/ |
3265 |
原裝現(xiàn)貨,當天可交貨,原型號開票 |
詢價 | ||
HIT |
23+ |
SOP20 |
20000 |
全新原裝假一賠十 |
詢價 | ||
HITACHI |
24+ |
DIP20 |
65200 |
一級代理/放心采購 |
詢價 | ||
HIT |
24+ |
SOP20 |
20000 |
全新原廠原裝，進口正品現(xiàn)貨，正規(guī)渠道可含稅??！ |
詢價 | ||
HIT |
23+ |
SOP |
3200 |
全新原裝、誠信經(jīng)營、公司現(xiàn)貨銷售 |
詢價 | ||
HITACHI |
22+23+ |
DIP20 |
33880 |
絕對原裝正品全新進口深圳現(xiàn)貨 |
詢價 | ||
24+ |
DIP |
100 |
詢價 | ||||
HIT |
2025+ |
SOP20 |
4165 |
全新原廠原裝產(chǎn)品、公司現(xiàn)貨銷售 |
詢價 | ||
HIT |
23+ |
DIP20 |
5000 |
原裝正品,假一罰十 |
詢價 | ||
HITACHI |
22+ |
DIP20 |
9600 |
原裝現(xiàn)貨,優(yōu)勢供應,支持實單! |
詢價 |
