首頁(yè)>HEF4042BF>規(guī)格書詳情

HEF4042BF中文資料飛利浦?jǐn)?shù)據(jù)手冊(cè)PDF規(guī)格書

HEF4042BF
廠商型號(hào)

HEF4042BF

功能描述

Quadruple D-latch

文件大小

60.89 Kbytes

頁(yè)面數(shù)量

6 頁(yè)

生產(chǎn)廠商 NXP Semiconductors
企業(yè)簡(jiǎn)稱

Philips飛利浦

中文名稱

荷蘭皇家飛利浦官網(wǎng)

原廠標(biāo)識(shí)
數(shù)據(jù)手冊(cè)

下載地址一下載地址二到原廠下載

更新時(shí)間

2025-2-28 18:44:00

人工找貨

HEF4042BF價(jià)格和庫(kù)存,歡迎聯(lián)系客服免費(fèi)人工找貨

HEF4042BF規(guī)格書詳情

DESCRIPTION

The HEF4042B is a 4-bit latch with four data inputs (D0 to D3), four buffered latch outputs (O0 to O3), four buffered complementary latch outputs (O0 to O3) and two common enable inputs (E0 and E1). Information on D0 to D3 is transferred to O0 to O3 while both E0 and E1 are in the same state, either HIGH or LOW. O0 to O3 follow D0 to D3 as long as both E0 and E1 remain in the same state. When E0 and E1 are different, D0 to D3 do not affect O0 to O3 and the information in the latch is stored. O0 to O3 are always the complement of O0 to O3. The exclusive-OR input structure allows the choice of either polarity for E0 and E1. With one enable input HIGH, the other enable input is active HIGH; with one enable input LOW, the other enable input is active LOW.

APPLICATION INFORMATION

Some examples of applications for the HEF4042B are:

? Buffer storage

? Holding register

產(chǎn)品屬性

  • 型號(hào):

    HEF4042BF

  • 制造商:

    PHILIPS

  • 制造商全稱:

    NXP Semiconductors

  • 功能描述:

    Quadruple D-latch

供應(yīng)商 型號(hào) 品牌 批號(hào) 封裝 庫(kù)存 備注 價(jià)格
NXP/恩智浦
1922+
DIP16
6852
只做原裝正品現(xiàn)貨!或訂貨假一賠十!
詢價(jià)
NXP/恩智浦
21+
DIP16
10000
全新原裝 公司現(xiàn)貨 價(jià)格優(yōu)
詢價(jià)
PHILIPS/飛利浦
QQ咨詢
CDIP
824
全新原裝 研究所指定供貨商
詢價(jià)
PHILI
1998
DIP
2
原裝現(xiàn)貨支持BOM配單服務(wù)
詢價(jià)
PHILIPS
24+
35200
一級(jí)代理/放心采購(gòu)
詢價(jià)
PHI
8439
DIP-16/瓷封
381
原裝現(xiàn)貨海量庫(kù)存歡迎咨詢
詢價(jià)
PHILIPS
22+23+
SMD
29863
絕對(duì)原裝正品全新進(jìn)口深圳現(xiàn)貨
詢價(jià)
PHILI
18+
DIP
7608
全新原裝現(xiàn)貨,可出樣品,可開增值稅發(fā)票
詢價(jià)
PHI
23+
SOP
4500
全新原裝、誠(chéng)信經(jīng)營(yíng)、公司現(xiàn)貨銷售
詢價(jià)
PHI
22+
DIP
3200
全新原裝品牌專營(yíng)
詢價(jià)