首頁>HYS72V1000GU-70>規(guī)格書詳情
HYS72V1000GU-70中文資料西門子數(shù)據(jù)手冊PDF規(guī)格書
相關(guān)芯片規(guī)格書
更多- HYS72V1000GU-50
- HYS72T64400HFN
- HYS72T64400HFD-3S-A
- HYS72T64400HFD-3.7-A
- HYS72T64301HP-3S-A
- HYS72T64020HU-3S-A
- HYS72T64900EU-2.5-B2
- HYS72T64400HFD-3S-B
- HYS72T64300HP-3.7-A
- HYS72T64900EU-3S-B2
- HYS72T64400HFA
- HYS72T64400HFN-3S-B
- HYS72T64900EU-25F-B2
- HYS72T64900EU-3-B2
- HYS72T64900EU-3.7-B2
- HYS72T64400HFA-3.7-B
- HYS72T64301HP
- HYS72T64300HP-3S-A
HYS72V1000GU-70規(guī)格書詳情
168 pin unbuffered DIMM Modules
The HYS64(72)V1000GS-10/-12/-15 are industry standard 168-pin 8-byte Dual in-line Memory Modules (DIMMs) which are organised as 1M x 64 and 1M x 72 high speed memory arrays designed with Synchronous DRAMs (SDRAMs) for non-parity and ECC applications. The DIMMs use four 1M x 16 SDRAMs for the 1M x 64 organisation and an additional SDRAM for the 1M x 72 organisation. Decoupling capacitors are mounted on the PC board.
Target Information
? 168 Pin JEDEC Standard, Unbuffered 8 Byte Dual-In-Line SDRAM Module
? 1 bank 1M x 64, 1M x 72 organisation
? Optimized for byte-write non-parity or ECC applications
? JEDEC standard Synchronous DRAMs (SDRAM)
? Performance:
? Single +3.3V(± 0.3V ) power supply
? Programmable CAS Latency, Burst Length and Wrap Sequence
? Auto Refresh (CBR) and Self Refresh
? Decoupling capacitors mounted on substrate
? All inputs, outputs are LVTTL compatible
? Serial presence detects
? Utilizes four / five 1M x 16 SDRAMs in TSOPII-50 packages
? 4096 refresh cycles every 64 ms
? Gold contact pad
? Card Size: 133,35mm x 25,40mm x 3,00 mm
? This SDRAM product familiy is intended to be fully pin and architecture compatible with the 168 pin Unbuffered DRAM DIMM module family.