首頁>IC41LV16256-50TI>規(guī)格書詳情
IC41LV16256-50TI中文資料ICSI數(shù)據(jù)手冊PDF規(guī)格書
相關(guān)芯片規(guī)格書
更多- IC41LV16256-35K
- IC41LV16256-35KG
- IC41LV16256-35T
- IC41LV16256-50KIG
- IC41LV16256-35KIG
- IC41LV16256
- IC41LV16256-50KG
- IC41LV16256-50K
- IC41LV16256-35TG
- IC41LV16256-35KI
- IC41LV16256-35TI
- IC41LV16256-50KI
- IC41LV16256-50T
- IC41LV16105-60TI
- IC41LV16105S-50T
- IC41LV16105S-50KI
- IC41LV16105S-50TI
- IC41LV16105S-50K
IC41LV16256-50TI規(guī)格書詳情
DESCRIPTION
The ICSI IC41C16256 and IC41LV16256 is a 262,144 x 16-bit high-performance CMOS Dynamic Random Access Memo ries. The IC41C16256 offer an accelerated cycle access called EDO Page Mode. EDO Page Mode allows 512 random accesses within a single row with access cycle time as short as 10 ns per 16-bit word. The Byte Write control, of upper and lower byte, makes the IC41C16256 ideal for use in 16-, 32-bit wide data bus systems.
These features make the IC41C16256and IC41LV16256 ideally suited for high-bandwidth graphics, digital signal processing, high-performance computing systems, and peripheral applications.
The IC41C16256 is packaged in a 40-pin 400mil SOJ and 400mil TSOP-2.
FEATURES
? Extended Data-Out (EDO) Page Mode access cycle
? TTL compatible inputs and outputs; tristate I/O
? Refresh Interval: 512 cycles /8 ms
? Refresh Mode: RAS-Only, CAS-before-RAS (CBR), Hidden
? Single power supply:
5V ± 10 (IC41C16256)
3.3V ± 10 (IC41LV16256)
? Byte Write and Byte Read operation via two CAS
? Industrail Temperature Range -40oC to 85oC
? Pb-free package is available
供應(yīng)商 | 型號 | 品牌 | 批號 | 封裝 | 庫存 | 備注 | 價格 |
---|---|---|---|---|---|---|---|
INTEGRATEDS |
23+ |
原廠封裝 |
9888 |
專做原裝正品,假一罰百! |
詢價 | ||
ICSI |
2023+ |
SOJ |
80000 |
一級代理/分銷渠道價格優(yōu)勢 十年芯程一路只做原裝正品 |
詢價 | ||
ICSI |
24+ |
SOJ |
35200 |
一級代理/放心采購 |
詢價 | ||
ICSI |
23+ |
SOJ |
5000 |
專注配單,只做原裝進口現(xiàn)貨 |
詢價 | ||
ICSI |
23+ |
SOJ |
5000 |
專注配單,只做原裝進口現(xiàn)貨 |
詢價 | ||
ICSI |
23+ |
TSOP-40 |
4000 |
一級代理原廠VIP渠道,專注軍工、汽車、醫(yī)療、工業(yè)、 |
詢價 | ||
ICSI |
23+ |
NA |
19960 |
只做進口原裝,終端工廠免費送樣 |
詢價 |