ICS8430S07I中文資料瑞薩數(shù)據(jù)手冊PDF規(guī)格書

廠商型號	ICS8430S07I
功能描述	Clock Generator for Cavium Processors
文件大小	1.09248 Mbytes
頁面數(shù)量	27 頁
生產(chǎn)廠商	Renesas Technology Corp
企業(yè)簡稱	RENESAS【瑞薩】
中文名稱	瑞薩科技有限公司官網(wǎng)
原廠標識
數(shù)據(jù)手冊	下載地址一下載地址二到原廠下載
更新時間	2025-3-21 16:58:00
人工找貨	ICS8430S07I價格和庫存，歡迎聯(lián)系客服免費人工找貨

Features

? One selectable differential LVPECL output pair for DDR

533/400/667

? Six LVCMOS/ LVTTL outputs, 15Ω typical output impedance

- One selectable core clock for the processor

- One selectable clock for the PCI/ PCI-X bus

- One 125MHz clock reference for GbE MAC

- Three 25MHz clock references for GbE PHY

? Selectable external crystal or differential (single-ended) input

source

? Crystal oscillator interface designed for 25MHz, parallel resonant

crystal

? Differential input pair (CLK, nCLK) accepts LVPECL, LVDS,

LVHSTL, SSTL, HCSL input levels

? Internal resistor bias on nCLK pin allows the user to drive CLK

input with external single-ended (LVCMOS/ LVTTL) input levels

? RMS phase jitter @ 125MHz, using a 25MHz crystal

(1.875MHz - 20MHz): 0.78ps (typical), QD output

? Output supply:

LVPECL – 3.3V Core

LVCMOS –Core/Output

3.3V/3.3V

3.3V/2.5V

? -40°C to 85°C ambient operating temperature

? Available in lead-free (RoHS 6) package