首頁>IDT54FCT162543T>規(guī)格書詳情
IDT54FCT162543T中文資料IDT數(shù)據(jù)手冊PDF規(guī)格書
相關(guān)芯片規(guī)格書
更多- IDT54FCT162543ATPA
- IDT54FCT162543CTPA
- IDT54FCT162543CTPVB
- IDT54FCT162543CTEB
- IDT54FCT162543ET
- IDT54FCT162543CTPF
- IDT54FCT162543CTPAB
- IDT54FCT162543ETPA
- IDT54FCT162543ATPVB
- IDT54FCT162543ETPVB
- IDT54FCT162543ATPFB
- IDT54FCT162543ETEB
- IDT54FCT162543CT
- IDT54FCT162543ETPF
- IDT54FCT162543ETPAB
- IDT54FCT162543CTPFB
- IDT54FCT162543ATPV
- IDT54FCT162543ATPAB
IDT54FCT162543T規(guī)格書詳情
DESCRIPTION:
The FCT16543T/AT/CT/ET and FCT162543T/AT/CT/ET 16-bit latched transceivers are built using advanced dual metal CMOS technology. These high-speed, low-power devices are organized as two independent 8-bit D-type latched transceivers with separate input and output control to permit independent control of data flow in either direction. For example, the A to-B Enable (xCEAB) must be LOW in order to enter data from the A port or to output data from the B port. xLEAB controls the latch function. When xLEAB is LOW, the latches are transparent. A subsequent LOW-to-HIGH transition of xLEAB signal puts the A latches in the storage mode. xOEABperforms output enable function on the B port. Data flow from the B port to the A port is similar but requires using xCEBA, xLEBA, and xOEBA inputs. Flow-through organization of signal pins simplifies layout. All inputs are designed with hysteresis for improved noise margin.
The FCT16543T/AT/CT/ET are ideally suited for driving high-capacitance loads and low-impedance backplanes. The output buffers are designed with power off disable capability to allow live insertion of boards when used as backplane drivers.
The FCT162543T/AT/CT/ET have balanced output drive with current limiting resistors. This offers low ground bounce, minimal undershoot, and controlled output fall times–reducing the need for external series terminating resistors. The FCT162543T/AT/CT/ET are plug-in replacements for the FCT16543T/AT/CT/ET and 54/74ABT16543 for on-board bus interface applications.
FEATURES:
? Common features:
– 0.5 MICRON CMOS Technology
– High-speed, low-power CMOS replacement for ABT functions
– Typical tSK(o) (Output Skew) < 250ps
– Low input and output leakage ≤1μA (max.)
– ESD
> 2000V per MIL-STD-883, Method 3015;
> 200V using machine model (C = 200pF, R = 0)
– Packages include 25 mil pitch SSOP, 19.6 mil pitch TSSOP, 15.7 mil pitch TVSOP and 25 mil pitch Cerpack
– Extended commercial range of -40°C to +85°C
– VCC = 5V ±10
? Features for FCT16543T/AT/CT/ET:
– High drive outputs (-32mA IOH, 64mA IOL)
– Power off disable outputs permit “l(fā)ive insertion”
– Typical VOLP (Output Ground Bounce) < 1.0V at VCC = 5V, TA = 25°C
? Features for FCT162543T/AT/CT/ET:
– Balanced Output Drivers: ±24mA (commercial), ±16mA (military)
– Reduced system switching noise
– Typical VOLP (Output Ground Bounce)
產(chǎn)品屬性
- 型號:
IDT54FCT162543T
- 制造商:
IDT
- 制造商全稱:
Integrated Device Technology
- 功能描述:
FAST CMOS 16-BIT LATCHED TRANSCEIVER
供應(yīng)商 | 型號 | 品牌 | 批號 | 封裝 | 庫存 | 備注 | 價格 |
---|---|---|---|---|---|---|---|
IDT |
23+ |
NA |
19960 |
只做進(jìn)口原裝,終端工廠免費送樣 |
詢價 |