首頁>IDT54FCT273TE>規(guī)格書詳情
IDT54FCT273TE中文資料IDT數(shù)據手冊PDF規(guī)格書
IDT54FCT273TE規(guī)格書詳情
The IDT54/74FCT273T/AT/CT are octal D flip-flops built using an advanced dual metal CMOS technology. The IDT54/74FCT273T/AT/CT have eight edge-triggered D-type flip flops with individual D inputs and O outputs. The common buffered Clock (CP) and Master Reset (MR) inputs load and reset (clear) all flip-flops simultaneously.
The register is fully edge-triggered. The state of each D input, one set-up time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop’s O output.