IDT72T72105L6-7BBGI中文資料瑞薩數(shù)據(jù)手冊PDF規(guī)格書

FEATURES:

? Choose among the following memory organizations:

IDT72T7285 ? 16,384 x 72

IDT72T7295 ? 32,768 x 72

IDT72T72105 ? 65,536 x 72

IDT72T72115 ? 131,072 x 72

? Up to 225 MHz Operation of Clocks

? User selectable HSTL/LVTTL Input and/or Output

? Read Enable & Read Clock Echo outputs aid high speed operation

? User selectable Asynchronous read and/or write port timing

? 2.5V LVTTL or 1.8V, 1.5V HSTL Port Selectable Input/Ouput voltage

? 3.3V Input tolerant

? Mark & Retransmit, resets read pointer to user marked position

? Write Chip Select (WCS) input disables Write Port HSTL inputs

? Read Chip Select (RCS) synchronous to RCLK

? Programmable Almost-Empty and Almost-Full flags, each flag can

default to one of eight preselected offsets

? Program programmable flags by either serial or parallel means

? Selectable synchronous/asynchronous timing modes for Almost-

Empty and Almost-Full flags

? Separate SCLK input for Serial programming of flag offsets

? User selectable input and output port bus-sizing