首頁>IDT79RV3081-40FD>規(guī)格書詳情
IDT79RV3081-40FD中文資料IDT數(shù)據(jù)手冊PDF規(guī)格書
相關(guān)芯片規(guī)格書
更多- IDT79RV3081-33
- IDT79RV3081-40
- IDT79RV3081-33MJB
- IDT79RV3081-33FDB
- IDT79RV3081-33PFB
- IDT79RV3081-33JM
- IDT79RV3081-33PF
- IDT79RV3081-33FDM
- IDT79RV3081-25JM
- IDT79RV3081-25FDM
- IDT79RV3081-25PFM
- IDT79RV3081-33FD
- IDT79RV3081-25FDB
- IDT79RV3081-33JB
- IDT79RV3081-25PFB
- IDT79RV3081-33MJM
- IDT79RV3081-25MJ
- IDT79RV3081-33J
IDT79RV3081-40FD規(guī)格書詳情
INTRODUCTION
The IDT R3051 family is a series of high-performance 32-bit microprocessors featuring a high-level of integration, and targeted to high-performance but cost sensitive processing applications. The R3051 family is designed to bring the highperformance inherent in the MIPS RISC architecture into low-cost, simplified, power sensitive applications.
FEATURES
? Instruction set compatible with IDT79R3000A, R3041, R3051, and R3071 RISC CPUs
? High level of integration minimizes system cost
— R3000A Compatible CPU
— R3010A Compatible Floating Point Accelerator
— Optional R3000A compatible MMU
— Large Instruction Cache
— Large Data Cache
— Read/Write Buffers
? 43VUPS at 50MHz
— 13MFlops
? Flexible bus interface allows simple, low cost designs
? Optional 1x or 2x clock input
? 20 through 50MHz operation
? V version operates at 3.3V
? 50MHz at 1x clock input and 1/2 bus frequency only
? Large on-chip caches with user configurability
— 16kB Instruction Cache, 4kB Data Cache
— Dynamically configurable to 8kB Instruction Cache, 8kB Data Cache
— Parity protection over data and tag fields
? Low cost 84-pin packaging
? Superset pin- and software-compatible with R3051, R3071
? Multiplexed bus interface with support for low-cost, lowspeed memory systems with a high-speed CPU
? On-chip 4-deep write buffer eliminates memory write stalls
? On-chip 4-deep read buffer supports burst or simple block reads
? On-chip DMA arbiter
? Hardware-based Cache Coherency Support
? Programmable power reduction mode
? Bus Interface can operate at half-processor frequency