- IC/元器件
- PDF資料
- 商情資訊
- 絲印
首頁(yè)>IDT8T49N524I>規(guī)格書(shū)詳情
IDT8T49N524I中文資料瑞薩數(shù)據(jù)手冊(cè)PDF規(guī)格書(shū)
廠(chǎng)商型號(hào) |
IDT8T49N524I |
功能描述 | Programmable FemtoClock? NG LVPECL/LVDS Dual 4-Output Fractional Clock Generator |
文件大小 |
1.24065 Mbytes |
頁(yè)面數(shù)量 |
38 頁(yè) |
生產(chǎn)廠(chǎng)商 | Renesas Technology Corp |
企業(yè)簡(jiǎn)稱(chēng) |
RENESAS【瑞薩】 |
中文名稱(chēng) | 瑞薩科技有限公司官網(wǎng) |
原廠(chǎng)標(biāo)識(shí) | |
數(shù)據(jù)手冊(cè) | |
更新時(shí)間 | 2025-1-21 10:22:00 |
IDT8T49N524I規(guī)格書(shū)詳情
General Description
The IDT8T49N524I is an eight output programmable any-rate dual
clock generator with selectable LVDS or LVPECL outputs. Both clock
generators use Fractional Output Dividers to be able to generate output frequencies that are independent of each other and independent
of the input frequency. Output frequencies for both clock generators
are generated from a single crystal or reference clock.
Clock Generator A supports three different factory-programmed
default frequencies that can be selected from using only the FSEL
control pins. Alternatively any desired output frequency can be
programmed over the I2C serial port. The chosen output frequency is
then driven out the QA0 to QA3 outputs.
Clock Generator B supports a single factory-programmed default
frequency. It can also be programmed for any output frequency via
the serial port. The output frequency is driven out the QB0 to QB3
outputs.
Some examples of frequency configurations that can be achieved
are shown in Table 5A. Please consult IDT for programming software
that can be used to determine the required settings for any desired
configuration.
Excellent phase noise performance is achieved with IDT’s fourth
Generation FemtoClock? NG PLL technology, which delivers
sub-0.5ps RMS phase jitter in the integer divide mode.
Features
? Fourth Generation FemtoClock? NG PLL technology
? Eight outputs selectable as LVPECL or LVDS
? Input selectable: fundamental mode crystal or clock reference
? Supports fundamental mode crystals from 10MHz - 40MHz
? CLK, nCLK input pair can accept the following differential input
levels: LVPECL, LVDS, HCSL
? Input frequencies from 5MHz up to 800MHz
? Two independent output frequencies can be generated
? Output frequencies independent of each other and of input
? Output frequencies from 15.234MHz - 645MHz, and
975MHz - 1290MHz, (See Table 5D for details)
? RMS phase jitter at 125MHz (12kHz - 20MHz): 0.282ps (typical)
? RMS phase jitter at 156.25MHz (12kHz - 20MHz):
0.278ps (typical)
? Full 2.5V or 3.3V power supply
? I
2C programming interface
? -40°C to 85°C ambient operating temperature
? Lead-free (RoHS 6) packaging
? VCC / VCCA / VCCO
3.3V / 3.3V / 3.3V
3.3V / 3.3V / 2.5V (LVPECL only)
2.5V / 2.5V / 2.5V
供應(yīng)商 | 型號(hào) | 品牌 | 批號(hào) | 封裝 | 庫(kù)存 | 備注 | 價(jià)格 |
---|---|---|---|---|---|---|---|
IDT |
1822+ |
BGA |
9852 |
只做原裝正品假一賠十為客戶(hù)做到零風(fēng)險(xiǎn)!! |
詢(xún)價(jià) | ||
IDT |
23+ |
BGA |
8560 |
受權(quán)代理!全新原裝現(xiàn)貨特價(jià)熱賣(mài)! |
詢(xún)價(jià) | ||
IDT |
23+ |
TSOP |
5000 |
專(zhuān)注配單,只做原裝進(jìn)口現(xiàn)貨 |
詢(xún)價(jià) | ||
IDT |
21+ |
QFN |
10000 |
原裝現(xiàn)貨假一罰十 |
詢(xún)價(jià) | ||
IDT |
21+ |
BGA |
9866 |
詢(xún)價(jià) | |||
IDT |
23+ |
QFN |
50000 |
全新原裝正品現(xiàn)貨,支持訂貨 |
詢(xún)價(jià) | ||
IDT |
17+ |
QFN |
9 |
一級(jí)代理,專(zhuān)注軍工、汽車(chē)、醫(yī)療、工業(yè)、新能源、電力 |
詢(xún)價(jià) | ||
IDT |
23+ |
QFN |
66800 |
原廠(chǎng)授權(quán)一級(jí)代理,專(zhuān)注汽車(chē)、醫(yī)療、工業(yè)、新能源! |
詢(xún)價(jià) | ||
IDT |
23+ |
QFN |
10000 |
原廠(chǎng)授權(quán)一級(jí)代理,專(zhuān)業(yè)海外優(yōu)勢(shì)訂貨,價(jià)格優(yōu)勢(shì)、品種 |
詢(xún)價(jià) | ||
IDT |
QFN |
125000 |
一級(jí)代理原裝正品,價(jià)格優(yōu)勢(shì),長(zhǎng)期供應(yīng)! |
詢(xún)價(jià) |