首頁(yè)>IN74ACT533N>規(guī)格書(shū)詳情
IN74ACT533N中文資料INTEGRAL數(shù)據(jù)手冊(cè)PDF規(guī)格書(shū)
IN74ACT533N規(guī)格書(shū)詳情
The IN74ACT533 is identical in pinout to the LS/ALS533, HC/HCT533. The IN74ACT533 may be used as a level converter for interfacing TTL or NMOS outputs to High Speed CMOS inputs.
These latches appear transparent to data (i.e., the outputs change asynchronously) when Latch Enable is high. The data appears as the outputs in inverted form. When Latch Enable goes low, data meeting the setup and hold time becomes latched.
The Output Enable input does not affect the state of the latches, but when Output Enable is high, all device outputs are forced to the high-impedance state. Thus, data may be latched even when the outputs are not enabled.
? TTL/NMOS Compatible Input Levels
? Outputs Directly Interface to CMOS, NMOS, and TTL
? Operating Voltage Range: 4.5 to 5.5 V
? Low Input Current: 1.0 μA; 0.1 μA @ 25°C
? Outputs Source/Sink 24 mA
? 3-State Outputs for Bus Interfacing
產(chǎn)品屬性
- 型號(hào):
IN74ACT533N
- 制造商:
INTEGRAL
- 制造商全稱:
INTEGRAL
- 功能描述:
OCTAL 3-STATE INVERTING TRANSPARENT LATCH
供應(yīng)商 | 型號(hào) | 品牌 | 批號(hào) | 封裝 | 庫(kù)存 | 備注 | 價(jià)格 |
---|---|---|---|---|---|---|---|
IKSEMICON |
23+ |
NA |
19960 |
只做進(jìn)口原裝,終端工廠免費(fèi)送樣 |
詢價(jià) |