首頁>K4H560438E-TLA2>規(guī)格書詳情
K4H560438E-TLA2中文資料三星數(shù)據(jù)手冊PDF規(guī)格書
相關芯片規(guī)格書
更多K4H560438E-TLA2規(guī)格書詳情
Features
? Double-data-rate architecture; two data transfers per clock cycle
? Bidirectional data strobe(DQS)
? Four banks operation
? Differential clock inputs(CK and CK)
? DLL aligns DQ and DQS transition with CK transition
? MRS cycle with address key programs
-. Read latency 2, 2.5 (clock)
-. Burst length (2, 4, 8)
-. Burst type (sequential & interleave)
? All inputs except data & DM are sampled at the positive going edge of the system clock(CK)
? Data I/O transactions on both edges of data strobe
? Edge aligned data output, center aligned data input
? LDM,UDM/DM for write masking only
? Auto & Self refresh
? 15.6us refresh interval(4K/64ms refresh)
? Maximum burst refresh cycle : 8
? 66pin TSOP II package
產(chǎn)品屬性
- 型號：
K4H560438E-TLA2
- 制造商：
SAMSUNG
- 制造商全稱：
Samsung semiconductor
- 功能描述：
256Mb E-die DDR SDRAM Specification 66 TSOP-II
| 供應商 | 型號 | 品牌 | 批號 | 封裝 | 庫存 | 備注 | 價格 |
|---|---|---|---|---|---|---|---|
SAMSUNG |
21+ |
TSOP |
35200 |
一級代理/放心采購 |
詢價 | ||
SAMSUNG/三星 |
23+ |
TSOP |
13000 |
原廠授權一級代理,專業(yè)海外優(yōu)勢訂貨,價格優(yōu)勢、品種 |
詢價 | ||
SAMSUNG |
23+ |
BGA |
1062 |
特價庫存 |
詢價 | ||
SAMSUNG |
2023+ |
TSOP |
80000 |
一級代理/分銷渠道價格優(yōu)勢 十年芯程一路只做原裝正品 |
詢價 | ||
SAMSUNG/三星 |
21+ |
60FBGA |
20000 |
只做正品原裝現(xiàn)貨 |
詢價 | ||
SAMSUNG/三星 |
22+ |
TSOP66 |
12245 |
現(xiàn)貨,原廠原裝假一罰十! |
詢價 | ||
SAMSUNG |
6000 |
面議 |
19 |
TSOP |
詢價 |
