首頁>LH540203U-50>規(guī)格書詳情
LH540203U-50中文資料夏普微數(shù)據(jù)手冊PDF規(guī)格書
LH540203U-50規(guī)格書詳情
FUNCTIONAL DESCRIPTION
The LH540203 is a FIFO (First-In, First-Out) memory device, based on fully-static CMOS dual-port SRAM technology, capable of storing up to 2048 nine-bit words. It follows the industry-standard architecture and package pinouts for nine-bit asynchronous FIFOs. Each nine-bit LH540203 word may consist of a standard eight-bit byte, together with a parity bit or a block-marking/framing bit.
FEATURES
? Fast Access Times: 15/20/25/35/50 ns
? Fast-Fall-Through Time Architecture Based on CMOS Dual-Port SRAM Technology
? Input Port and Output Port Have Entirely Independent Timing
? Expandable in Width and Depth
? Full, Half-Full, and Empty Status Flags
? Data Retransmission Capability
? TTL-Compatible I/O
? Pin and Functionally Compatible with Sharp LH5498 and with Am/IDT/MS7203
? Control Signals Assertive-LOW for Noise Immunity
? Packages:
28-Pin, 300-mil PDIP
28-Pin, 300-mil SOJ *
32-Pin PLCC
產(chǎn)品屬性
- 型號：
LH540203U-50
- 制造商：
SHARP
- 制造商全稱：
Sharp Electrionic Components
- 功能描述：
CMOS 2048X9 ASYNCHRONOUS FIFO
| 供應(yīng)商 | 型號 | 品牌 | 批號 | 封裝 | 庫存 | 備注 | 價格 |
|---|---|---|---|---|---|---|---|
SHARP/夏普 |
23+ |
NA/ |
83 |
優(yōu)勢代理渠道,原裝正品,可全系列訂貨開增值稅票 |
詢價 | ||
SHARP |
23+ |
DIP |
9526 |
詢價 | |||
SHARP |
24+ |
QFP128 |
35200 |
一級代理/放心采購 |
詢價 | ||
SHARP |
2016+ |
DIP |
6523 |
只做原裝正品現(xiàn)貨!或訂貨! |
詢價 | ||
SHARP/夏普 |
23+ |
PLCC |
89630 |
當天發(fā)貨全新原裝現(xiàn)貨 |
詢價 | ||
SHRP |
2138+ |
QFP |
8960 |
專營BGA,QFP原裝現(xiàn)貨,假一賠十 |
詢價 | ||
TI |
TSSOP24 |
68900 |
原包原標簽100%進口原裝常備現(xiàn)貨! |
詢價 | |||
Sharp |
93 |
3 |
公司優(yōu)勢庫存 熱賣中!! |
詢價 | |||
SHRP |
22+ |
QFP |
2000 |
原裝正品現(xiàn)貨 |
詢價 | ||
TI |
2025+ |
TSOP24 |
3750 |
全新原廠原裝產(chǎn)品、公司現(xiàn)貨銷售 |
詢價 |
