首頁(yè)>LMK04828-EP_V01>規(guī)格書(shū)詳情

LMK04828-EP_V01中文資料德州儀器數(shù)據(jù)手冊(cè)PDF規(guī)格書(shū)

LMK04828-EP_V01
廠商型號(hào)

LMK04828-EP_V01

功能描述

LMK04828-EP Ultra-Low-Noise, JESD204B-Compliant Clock Jitter Cleaner

文件大小

1.76875 Mbytes

頁(yè)面數(shù)量

102 頁(yè)

生產(chǎn)廠商 Texas Instruments
企業(yè)簡(jiǎn)稱

TI德州儀器

中文名稱

美國(guó)德州儀器公司官網(wǎng)

原廠標(biāo)識(shí)
數(shù)據(jù)手冊(cè)

下載地址一下載地址二到原廠下載

更新時(shí)間

2024-11-18 10:16:00

LMK04828-EP_V01規(guī)格書(shū)詳情

1 Features

1? EP Features

– Gold Bondwires

– Temperature Range: –55 to +105 °C

– Lead Finish SnPb

? Maximum Distribution Frequency: 3.2 GHz

? JESD204B Support

? Ultra-Low RMS Jitter

– 88-fs RMS Jitter (12 kHz to 20 MHz)

– 91-fs RMS Jitter (100 Hz to 20 MHz)

– –162.5 dBc/Hz Noise Floor at 245.76 MHz

? Up to 14 Differential Device Clocks From PLL2

– Up to 7 SYSREF Clocks

– Maximum Clock Output Frequency 3.2 GHz

– LVPECL, LVDS, HSDS, LCPECL

Programmable Outputs From PLL2

? Up to 1 Buffered VCXO/Crystal Output From PLL1

– LVPECL, LVDS, 2xLVCMOS Programmable

? Multi-Mode: Dual PLL, Single PLL, and Clock

Distribution

? Dual Loop PLLatinum? PLL Architecture

? PLL1

– Up to 3 Redundant Input Clocks

– Automatic and Manual Switchover Modes

– Hitless Switching and LOS

– Integrated Low-Noise Crystal Oscillator Circuit

– Holdover Mode When Input Clocks are Lost

? PLL2

– Normalized [1 Hz] PLL Noise Floor of

–227 dBc/Hz

– Phase Detector Rate up to 155 MHz

– OSCin Frequency-Doubler

– Two Integrated Low-Noise VCOs

? 50 Duty Cycle Output Divides, 1 to 32

(Even and Odd)

? Precision Digital Delay, Dynamically Adjustable

? 25-ps Step Analog Delay

? 3.15-V to 3.45-V Operation

? Package: 64-Pin WQFN (9.0 mm × 9.0 mm × 0.8

mm)

2 Applications

? Wireless Infrastructure

? Data Converter Clocking

? Networking, SONET/SDH, DSLAM

? Medical / Video / Military / Aerospace

? Test and Measurement

3 Description

The LMK04828-EP device is the industry's highest

performance clock conditioner with JESD204B

support.

The 14 clock outputs from PLL2 can be configured to

drive seven JESD204B converters or other logic

devices using device and SYSREF clocks. SYSREF

can be provided using both DC and AC coupling. Not

limited to JESD204B applications, each of the 14

outputs can be individually configured as highperformance

outputs for traditional clocking systems.

The high performance combined with features like the

ability to trade off between power or performance,

dual VCOs, dynamic digital delay, holdover, and

glitchless analog delay make the LMK04828-EP ideal

for providing flexible high-performance clocking trees.

供應(yīng)商 型號(hào) 品牌 批號(hào) 封裝 庫(kù)存 備注 價(jià)格
TI
QFN
68900
原包原標(biāo)簽100%進(jìn)口原裝常備現(xiàn)貨!
詢價(jià)
TI/德州儀器
22+
WQFN-64
9600
原裝現(xiàn)貨,優(yōu)勢(shì)供應(yīng),支持實(shí)單!
詢價(jià)
TI
20+
NA
53650
TI原裝主營(yíng)-可開(kāi)原型號(hào)增稅票
詢價(jià)
TI
22
WQFN
10000
3月31原裝,微信報(bào)價(jià)
詢價(jià)
TI/德州儀器
22+
QFN
9000
原裝正品
詢價(jià)
TI/德州儀器
23+
WQFN64
9990
只有原裝
詢價(jià)
Texas Instruments
21+
-
56200
一級(jí)代理/放心采購(gòu)
詢價(jià)
TI/德州儀器
18+
WQFN64
5000
TI原廠原裝全系列訂貨假一賠十
詢價(jià)
TI/德州儀器
22+
WQFN64
8880
原裝認(rèn)準(zhǔn)芯澤盛世!
詢價(jià)
TI/德州儀器
23+
WQFN-64-EP(9x9)
8355
只做原裝現(xiàn)貨/實(shí)單可談/支持含稅拆樣
詢價(jià)