首頁>LPC824M201JHI33>規(guī)格書詳情
LPC824M201JHI33中文資料恩智浦?jǐn)?shù)據(jù)手冊(cè)PDF規(guī)格書
廠商型號(hào) |
LPC824M201JHI33 |
功能描述 | 32-bit ARM? Cortex?-M0 microcontroller; up to 32 kB flash and 8 kB SRAM; 12-bit ADC; comparator |
文件大小 |
2.38996 Mbytes |
頁面數(shù)量 |
85 頁 |
生產(chǎn)廠商 | NXP Semiconductors |
企業(yè)簡(jiǎn)稱 |
nxp【恩智浦】 |
中文名稱 | 恩智浦半導(dǎo)體公司官網(wǎng) |
原廠標(biāo)識(shí) | |
數(shù)據(jù)手冊(cè) | |
更新時(shí)間 | 2025-1-3 23:00:00 |
LPC824M201JHI33規(guī)格書詳情
General description
The LPC82x are an ARM Cortex-M0+ based, low-cost 32-bit MCU family operating at
CPU frequencies of up to 30 MHz. The LPC82x support up to 32 KB of flash memory and
8 KB of SRAM.
The peripheral complement of the LPC82x includes a CRC engine, four I2C-bus
interfaces, up to three USARTs, up to two SPI interfaces, one multi-rate timer,
self-wake-up timer, and state-configurable timer with PWM function (SCTimer/PWM), a
DMA, one 12-bit ADC and one analog comparator, function-configurable I/O ports through
a switch matrix, an input pattern match engine, and up to 29 general-purpose I/O pins.
Features and benefits
? System:
? ARM Cortex-M0+ processor (revision r0p1), running at frequencies of up to
30 MHz with single-cycle multiplier and fast single-cycle I/O port.
? ARM Cortex-M0+ built-in Nested Vectored Interrupt Controller (NVIC).
? System tick timer.
? AHB multilayer matrix.
? Serial Wire Debug (SWD) with four break points and two watch points. JTAG
boundary scan (BSDL) supported.
? MTB
? Memory:
? Up to 32 KB on-chip flash programming memory with 64 Byte page write and
erase. Code Read Protection (CRP) supported.
? 8 KB SRAM.
? ROM API support:
? Boot loader.
? On-chip ROM APIs for ADC, SPI, I2C, USART, power configuration (power
profiles) and integer divide.
? Flash In-Application Programming (IAP) and In-System Programming (ISP).
? Digital peripherals:
? High-speed GPIO interface connected to the ARM Cortex-M0+ IO bus with up to 29
General-Purpose I/O (GPIO) pins with configurable pull-up/pull-down resistors,
programmable open-drain mode, input inverter, and digital filter. GPIO direction
control supports independent set/clear/toggle of individual bits.
? High-current source output driver (20 mA) on four pins.
? High-current sink driver (20 mA) on two true open-drain pins.
? GPIO interrupt generation capability with boolean pattern-matching feature on eight
GPIO inputs.
? Switch matrix for flexible configuration of each I/O pin function.
? CRC engine.
? DMA with 18 channels and 9 trigger inputs.
? Timers:
? State Configurable Timer (SCTimer/PWM) with input and output functions
(including capture and match) for timing and PWM applications. Each
SCTimer/PWM input is multiplexed to allow selecting from several input sources
such as pins, ADC interrupt, or comparator output.
? Four channel Multi-Rate Timer (MRT) for repetitive interrupt generation at up to
four programmable, fixed rates.
? Self-Wake-up Timer (WKT) clocked from either the IRC, a low-power,
low-frequency internal oscillator, or an external clock input in the always-on power
domain.
? Windowed Watchdog timer (WWDT).
? Analog peripherals:
? One 12-bit ADC with up to 12 input channels with multiple internal and external
trigger inputs and with sample rates of up to 1.2 Msamples/s. The ADC supports
two independent conversion sequences.
? Comparator with four input pins and external or internal reference voltage.
? Serial peripherals:
? Three USART interfaces with pin functions assigned through the switch matrix and
one common fractional baud rate generator.
? Two SPI controllers with pin functions assigned through the switch matrix.
? Four I2C-bus interfaces. One I2C supports Fast-mode Plus with 1 Mbit/s data rates
on two true open-drain pins and listen mode. Three I2Cs support data rates up to
400 kbit/s on standard digital pins.
? Clock generation:
? 12 MHz internal RC oscillator trimmed to 1.5 accuracy that can optionally be
used as a system clock.
? Crystal oscillator with an operating range of 1 MHz to 25 MHz.
? Programmable watchdog oscillator with a frequency range of 9.4 kHz to 2.3 MHz.
? PLL allows CPU operation up to the maximum CPU rate without the need for a
high-frequency crystal. May be run from the system oscillator, the external clock
input, or the internal RC oscillator.
? Clock output function with divider that can reflect all internal clock sources.
? Power control:
? Power consumption in active mode as low as 90 uA/MHz in low-current mode
using the IRC as the clock source.
? Integrated PMU (Power Management Unit) to minimize power consumption.
? Reduced power modes: Sleep mode, Deep-sleep mode, Power-down mode, and
Deep power-down mode.
? Wake-up from Deep-sleep and Power-down modes on activity on USART, SPI, and
I2C peripherals.
? Timer-controlled self wake-up from Deep power-down mode.
? Power-On Reset (POR).
? Brownout detect (BOD).
? Unique device serial number for identification.
? Single power supply (1.8 V to 3.6 V).
? Operating temperature range -40 °C to +105 °C.
? Available in a TSSOP20 and HVQFN33 (5x5) package.
Applications
? Sensor gateways
? Industrial
? Gaming controllers
? 8/16-bit applications
? Consumer
? Climate control
? Simple motor control
? Portables and wearables
? Lighting
? Motor control
? Fire and security applications
供應(yīng)商 | 型號(hào) | 品牌 | 批號(hào) | 封裝 | 庫存 | 備注 | 價(jià)格 |
---|---|---|---|---|---|---|---|
NXP(恩智浦) |
23+ |
HVQFN33 |
18524 |
原裝正品,現(xiàn)貨庫存,1小時(shí)內(nèi)發(fā)貨 |
詢價(jià) | ||
NXP |
HVQFN32 |
6000 |
5427 |
原裝現(xiàn)貨 低價(jià)清倉 實(shí)單可談 |
詢價(jià) | ||
NXPO |
22+ |
QFN |
100000 |
代理渠道/只做原裝/可含稅 |
詢價(jià) | ||
NXP/恩智浦 |
21+ |
QFN32 |
34000 |
原裝現(xiàn)貨,一站式配套 |
詢價(jià) | ||
NXP |
21+ |
QFN32 |
2350 |
全新原裝公司現(xiàn)貨
|
詢價(jià) | ||
NXP/恩智浦 |
23+ |
QFN |
6850 |
只做原廠原裝正品現(xiàn)貨!假一賠十! |
詢價(jià) | ||
NXP(恩智浦) |
23+ |
9865 |
原裝正品,假一賠十 |
詢價(jià) | |||
NXPO |
QFN |
2000 |
一級(jí)代理 原裝正品假一罰十價(jià)格優(yōu)勢(shì)長期供貨 |
詢價(jià) | |||
NXP/恩智浦 |
21+ |
QFN |
4900 |
詢價(jià) | |||
NXP/恩智浦 |
22+ |
QFN |
7500 |
只做原裝正品假一賠十!正規(guī)渠道訂貨! |
詢價(jià) |