首頁>M54HCT10F1R>規(guī)格書詳情

M54HCT10F1R中文資料意法半導(dǎo)體數(shù)據(jù)手冊PDF規(guī)格書

M54HCT10F1R
廠商型號

M54HCT10F1R

功能描述

TRIPLE 3-INPUT NAND GATE

文件大小

232.03 Kbytes

頁面數(shù)量

9

生產(chǎn)廠商 STMicroelectronics
企業(yè)簡稱

STMICROELECTRONICS意法半導(dǎo)體

中文名稱

意法半導(dǎo)體集團官網(wǎng)

原廠標識
數(shù)據(jù)手冊

下載地址一下載地址二到原廠下載

更新時間

2025-2-2 23:00:00

M54HCT10F1R規(guī)格書詳情

DESCRIPTION

The M54/74HCT10 is a high speed CMOS TRIPLE 3-INPUT NAND GATE fabricated with silicon gate C2MOS technology. It has the same high speed performance of LSTTL combined with true CMOS low power consumption. The internal circuit is composed of 3 stages including buffer output, which enables high noise immunity and stable output. All inputs are equipped with protection circuits against static discharge and transient excess voltage.

This integrated circuit has input and output characteristics that are fully compatible with 54/74 LSTTL logic families. M54/74HCT devices are designed to directly interface HSC2MOS systems with TTL and NMOS components. They are also plug in replacements for LSTTL devices giving a reduction of power consumption.

■ HIGH SPEED tPD = 11 ns (TYP.) AT VCC = 5 V

■ LOW POWER DISSIPATION ICC = 1 μA (MAX.) AT TA = 25 °C

■ COMPATIBLE WITH TTL OUTPUTS VIH = 2V (MIN.) VIL = 0.8V (MAX)

■ OUTPUT DRIVE CAPABILITY 10 LSTTL LOADS

■ SYMMETRICAL OUTPUT IMPEDANCE |IOH| = IOL = 4 mA (MIN.)

■ BALANCED PROPAGATION DELAYS tPLH = tPHL

■ PIN AND FUNCTION COMPATIBLE WITH 54/74LS10

供應(yīng)商 型號 品牌 批號 封裝 庫存 備注 價格
ST/意法
23+
NA/
3297
原裝現(xiàn)貨,當天可交貨,原型號開票
詢價
SSG
2020+
CDIP
80000
只做自己庫存,全新原裝進口正品假一賠百,可開13%增
詢價
ST
CDIP
899933
集團化配單-有更多數(shù)量-免費送樣-原包裝正品現(xiàn)貨-正規(guī)
詢價
ST
589220
16余年資質(zhì) 絕對原盒原盤 更多數(shù)量
詢價
STM原廠目錄
24+
Flat-20
28500
授權(quán)代理直銷,原廠原裝現(xiàn)貨,假一罰十,特價銷售
詢價
ST/意法
22+
CDIP
11190
原裝正品
詢價
STMicroelectronics
2022+
原廠原包裝
8600
全新原裝 支持表配單 中國著名電子元器件獨立分銷
詢價
ST
0602+
CDIP
14
一級代理,專注軍工、汽車、醫(yī)療、工業(yè)、新能源、電力
詢價
ST/意法
21+
CDIP
5000
原裝現(xiàn)貨/假一賠十/支持第三方檢驗
詢價
ST
23+
CDIP
50000
全新原裝正品現(xiàn)貨,支持訂貨
詢價