首頁>M54HCT10F1R>規(guī)格書詳情

M54HCT10F1R中文資料意法半導(dǎo)體數(shù)據(jù)手冊PDF規(guī)格書

M54HCT10F1R
廠商型號

M54HCT10F1R

功能描述

TRIPLE 3-INPUT NAND GATE

文件大小

232.03 Kbytes

頁面數(shù)量

9

生產(chǎn)廠商 STMicroelectronics
企業(yè)簡稱

STMICROELECTRONICS意法半導(dǎo)體

中文名稱

意法半導(dǎo)體集團官網(wǎng)

原廠標(biāo)識
數(shù)據(jù)手冊

下載地址一下載地址二到原廠下載

更新時間

2024-12-31 0:10:00

M54HCT10F1R規(guī)格書詳情

DESCRIPTION

The M54/74HCT10 is a high speed CMOS TRIPLE 3-INPUT NAND GATE fabricated with silicon gate C2MOS technology. It has the same high speed performance of LSTTL combined with true CMOS low power consumption. The internal circuit is composed of 3 stages including buffer output, which enables high noise immunity and stable output. All inputs are equipped with protection circuits against static discharge and transient excess voltage.

This integrated circuit has input and output characteristics that are fully compatible with 54/74 LSTTL logic families. M54/74HCT devices are designed to directly interface HSC2MOS systems with TTL and NMOS components. They are also plug in replacements for LSTTL devices giving a reduction of power consumption.

■ HIGH SPEED tPD = 11 ns (TYP.) AT VCC = 5 V

■ LOW POWER DISSIPATION ICC = 1 μA (MAX.) AT TA = 25 °C

■ COMPATIBLE WITH TTL OUTPUTS VIH = 2V (MIN.) VIL = 0.8V (MAX)

■ OUTPUT DRIVE CAPABILITY 10 LSTTL LOADS

■ SYMMETRICAL OUTPUT IMPEDANCE |IOH| = IOL = 4 mA (MIN.)

■ BALANCED PROPAGATION DELAYS tPLH = tPHL

■ PIN AND FUNCTION COMPATIBLE WITH 54/74LS10

供應(yīng)商 型號 品牌 批號 封裝 庫存 備注 價格
ST
22
CDIP
25000
3月31原裝,微信報價
詢價
ST/意法
23+
NA/
3297
原裝現(xiàn)貨,當(dāng)天可交貨,原型號開票
詢價
SSG
2020+
CDIP
80000
只做自己庫存,全新原裝進(jìn)口正品假一賠百,可開13%增
詢價
ST
0602+
CDIP
14
一級代理,專注軍工、汽車、醫(yī)療、工業(yè)、新能源、電力
詢價
ST
CDIP
899933
集團化配單-有更多數(shù)量-免費送樣-原包裝正品現(xiàn)貨-正規(guī)
詢價
AN
2016+
DIP
6528
只做原廠原裝現(xiàn)貨!終端客戶個別型號可以免費送樣品!
詢價
ST/意法
2022
CDIP
80000
原裝現(xiàn)貨,OEM渠道,歡迎咨詢
詢價
ST
589220
16余年資質(zhì) 絕對原盒原盤 更多數(shù)量
詢價
ST/意法
QQ咨詢
CDIP
824
全新原裝 研究所指定供貨商
詢價
ST
22+
DIP
12245
現(xiàn)貨,原廠原裝假一罰十!
詢價