首頁>M5M465805DTP-6S>規(guī)格書詳情
M5M465805DTP-6S中文資料三菱電機(jī)數(shù)據(jù)手冊PDF規(guī)格書
M5M465805DTP-6S規(guī)格書詳情
DESCRIPTION
The M5M467405/465405DJ,DTP is a 16777216-word by 4-bit, M5M467805/465805DJ,DTP is a 8388608-word by 8-bit, and M5M465165DJ,DTP is a 4194304-word by 16-bit dynamic RAMs, fabricated with the high performance CMOS process, and are suitable for large-capacity memory systems with high speed and low power dissipation.
FEATURES
? Standard 32 pin SOJ, 32 pin TSOP (M5M467405Dxx/M5M465405Dxx/M5M467805Dxx/M5M465805Dxx) Standard 50 pin SOJ, 50 pin TSOP (M5M465165Dxx)
? Single 3.3 0.3V supply
? Low stand-by power dissipation 1.8mW (Max) - - - LVCMOS input level
? Low operating power dissipation
M5M467405Dxx-5,5S / M5M467805Dxx-5,5S - - - 360.0mW (Max)
M5M467405Dxx-6,6S / M5M467805Dxx-6,6S - - - 324.0mW (Max)
M5M465405Dxx-5,5S / M5M465805Dxx-5,5S - - - 468.0mW (Max)
M5M465405Dxx-6,6S / M5M465805Dxx-6,6S - - - 432.0mW (Max)
M5M465165Dxx-5,5S - - - - - - - - - - - - - 504.0mW (Max)
M5M465165Dxx-6,6S - - - - - - - - - - - - - 468.0mW (Max)
? Self refresh capability* Self refresh current - - - 400μA (Max)
? EDO mode , Read-modify-write, CAS before RAS refresh, Hidden refresh capabilities
? Early-write mode , OE and W to control output buffer impedance
? All inputs, outputs LVTTL compatible and low capacitance
| 供應(yīng)商 | 型號 | 品牌 | 批號 | 封裝 | 庫存 | 備注 | 價格 |
|---|---|---|---|---|---|---|---|
MIT |
23+ |
NA/ |
405 |
優(yōu)勢代理渠道,原裝正品,可全系列訂貨開增值稅票 |
詢價 | ||
MIT |
2223+ |
TSOP-32 |
26800 |
只做原裝正品假一賠十為客戶做到零風(fēng)險 |
詢價 | ||
MIT |
23+ |
NA |
131 |
專做原裝正品,假一罰百! |
詢價 | ||
MIT |
24+ |
SOJ |
35200 |
一級代理/放心采購 |
詢價 | ||
MIT |
SOJ32 |
68900 |
原包原標(biāo)簽100%進(jìn)口原裝常備現(xiàn)貨! |
詢價 | |||
MITSUBIS |
22+ |
SOJ32 |
3000 |
原裝正品,支持實單 |
詢價 | ||
MIT |
23+ |
SOJ32 |
5000 |
原裝正品,假一罰十 |
詢價 | ||
MIT |
24+ |
SOJ32 |
2560 |
絕對原裝!現(xiàn)貨熱賣! |
詢價 | ||
MIT |
06+ |
SOJ |
1000 |
自己公司全新庫存絕對有貨 |
詢價 | ||
MIT |
21+ |
TSOP-32 |
5000 |
原裝現(xiàn)貨/假一賠十/支持第三方檢驗 |
詢價 |
