首頁>M5M467405DTP-5>規(guī)格書詳情
M5M467405DTP-5中文資料三菱電機數(shù)據(jù)手冊PDF規(guī)格書
M5M467405DTP-5規(guī)格書詳情
DESCRIPTION
The M5M467405/465405DJ,DTP is a 16777216-word by 4-bit, M5M467805/465805DJ,DTP is a 8388608-word by 8-bit, and M5M465165DJ,DTP is a 4194304-word by 16-bit dynamic RAMs, fabricated with the high performance CMOS process, and are suitable for large-capacity memory systems with high speed and low power dissipation.
FEATURES
? Standard 32 pin SOJ, 32 pin TSOP (M5M467405Dxx/M5M465405Dxx/M5M467805Dxx/M5M465805Dxx) Standard 50 pin SOJ, 50 pin TSOP (M5M465165Dxx)
? Single 3.3 0.3V supply
? Low stand-by power dissipation 1.8mW (Max) - - - LVCMOS input level
? Low operating power dissipation
M5M467405Dxx-5,5S / M5M467805Dxx-5,5S - - - 360.0mW (Max)
M5M467405Dxx-6,6S / M5M467805Dxx-6,6S - - - 324.0mW (Max)
M5M465405Dxx-5,5S / M5M465805Dxx-5,5S - - - 468.0mW (Max)
M5M465405Dxx-6,6S / M5M465805Dxx-6,6S - - - 432.0mW (Max)
M5M465165Dxx-5,5S - - - - - - - - - - - - - 504.0mW (Max)
M5M465165Dxx-6,6S - - - - - - - - - - - - - 468.0mW (Max)
? Self refresh capability* Self refresh current - - - 400μA (Max)
? EDO mode , Read-modify-write, CAS before RAS refresh, Hidden refresh capabilities
? Early-write mode , OE and W to control output buffer impedance
? All inputs, outputs LVTTL compatible and low capacitance
供應商 | 型號 | 品牌 | 批號 | 封裝 | 庫存 | 備注 | 價格 |
---|---|---|---|---|---|---|---|
N/A |
23+ |
NA |
20000 |
全新原裝假一賠十 |
詢價 | ||
MITSUBIS |
20+ |
TSSOP |
35830 |
原裝優(yōu)勢主營型號-可開原型號增稅票 |
詢價 | ||
MIT |
23+ |
NA |
628 |
專做原裝正品,假一罰百! |
詢價 | ||
MITSUBIS |
23+ |
TSSOP |
13000 |
原廠授權一級代理,專業(yè)海外優(yōu)勢訂貨,價格優(yōu)勢、品種 |
詢價 | ||
MITSUBIS |
22+ |
TSSOP |
3000 |
原裝正品,支持實單 |
詢價 | ||
MITSUBIS |
2025+ |
TSSOP |
3715 |
全新原廠原裝產(chǎn)品、公司現(xiàn)貨銷售 |
詢價 | ||
MIT |
24+ |
108 |
自己現(xiàn)貨 |
詢價 | |||
MITSUBIS |
2021+ |
60000 |
原裝現(xiàn)貨,歡迎詢價 |
詢價 | |||
MIT |
06+ |
TSOP2 |
1000 |
自己公司全新庫存絕對有貨 |
詢價 | ||
MITSUBIS |
22+ |
TSSOP |
25000 |
只做原裝,一站式BOM配單,假一罰十 |
詢價 |