MACH211SP-18JI中文資料萊迪思數(shù)據(jù)手冊(cè)PDF規(guī)格書

GENERAL DESCRIPTION

The MACH? 1 & 2 families from Lattice/Vantis offer high-performance, low cost Complex Programmable Logic Devices (CPLDs), addressing the growing need for speed in networking, telecommunications and computing. MACH 1 & 2 devices are available in speeds as fast as 5.0-ns tPD and in densities ranging from 32 to 128 macrocells (Tables 1 and 2). The overall benefits for users include guaranteed high performance for entry-to-mid-level logic needs at a low cost.

FEATURES

◆ High-performance electrically-erasable CMOS PLD families

◆ 32 to 128 macrocells

◆ 44 to 100 pins in cost-effective PLCC, PQFP and TQFP packages

◆ SpeedLocking? – guaranteed fixed timing up to 16 product terms

◆ Commercial 5/5.5/6/7.5/10/12/15-ns tPD and Industrial 7.5/10/12/14/18-ns tPD

◆ Configurable macrocells

— Programmable polarity

— Registered or combinatorial outputs

— Internal and I/O feedback paths

— D-type or T-type flip-flops

— Output Enables

— Choice of clocks for each flip-flop

— Input registers for MACH 2 family

◆ JTAG (IEEE 1149.1)-compatible, 5-V in-system programming available

◆ Peripheral component interconnect (PCI) compliant at 5/5.5/6/7.5/10/12 ns

◆ Safe for mixed supply voltage system designs

◆ Bus-Friendly? inputs and I/Os reduce risk of unwanted oscillatory outputs

◆ Programmable power-down mode results in power savings of up to 75

◆ Supported by Vantis DesignDirect? software for rapid logic development

— Supports HDL design methodologies with results optimized for Vantis

— Flexibility to adapt to user requirements

— Software partnerships that ensure customer success

◆ Lattice/Vantis and third-party hardware programming support

— Lattice/VantisPRO? (formerly known as MACHPRO?) software for in-system programmability support on PCs and Automated Test Equipment

— Programming support on all major programmers including Data I/O, BP Microsystems, Advin, and System General