MCM67H518FN9中文資料摩托羅拉數(shù)據(jù)手冊PDF規(guī)格書

The MCM67H518 is a 589,824 bit synchronous fast static random access memory designed to provide a burstable, high–performance, secondary cache for the i486? and Pentium? microprocessors. It is organized as 32,768 words of 18 bits, fabricated with Motorola’s high–performance silicon–gate BiCMOS technology. The device integrates input registers, a 2–bit counter, high speed SRAM, and high drive capability outputs onto a single monolithic circuit for reduced parts count implementation of cache data RAM applications. Synchronous design allows precise cycle control with the use of an external clock (K). BiCMOS circuitry reduces the overall power consumption of the integrated functions for greater reliability.

This device is ideally suited for systems that require wide data bus widths and cache memory. See Figure 2 for applications information.

? Single 5 V ± 5 Power Supply

? Fast Access Times: 9/10/12 ns Max

? Byte Writeable via Dual Write Enables

? Internal Input Registers (Address, Data, Control)

? Internally Self–Timed Write Cycle

? ADSP, ADSC, and ADV Burst Control Pins

? Asynchronous Output Enable Controlled Three–State Outputs

? Common Data Inputs and Data Outputs

? 3.3 V I/O Compatible

? High Board Density 52–Lead PLCC Package

? ADSP Disabled with Chip Enable (E) – Supports Address Pipelining