MK2049-03STR中文資料ICST數(shù)據(jù)手冊(cè)PDF規(guī)格書

Description

The MK2049-02 and MK2049-03 are Phase-Locked Loop (PLL) based clock synthesizers that accept multiple input frequencies. With an 8 kHz clock input as a reference, the MK2049-02/03 generate T1, E1, T3, E3, ISDN, xDSL, and other communications frequencies. This allows for the generation of clocks frequency-locked and phaselocked to an 8 kHz backplane clock, simplifying clock synchronization in communications systems. The MK2049-02/03 can also accept a T1, E1, T3, or E3 input clock and provide the same output for loop timing. All outputs are frequency-locked together and to the input.

Features

? Packaged in 20 pin SOIC

? Fixed input-output phase relationship on most clock selections

? Meets the TR62411, ETS300 011, and GR-1244 specification for MTIE, Pull-in/Hold-in Range, Phase Transients, and Jitter Generation for Stratum 3, 4, and 4E

? Accept multiple inputs: 8 kHz backplane clock, Loop Timing frequencies, or 10-28 MHz

? Lock to 8 kHz ±100 ppm (External mode)

? Buffer Mode allows jitter attenuation of 10–28 MHz input and x1/x0.5 or x2/x4 outputs

? Exact internal ratios enable zero ppm error

? Output clock rates include T1, E1, T3, E3, ISDN, xDSL, and OC3 submultiples

? 5 V ±5 operation. Refer to MK2049-34 for 3.3 V