N74F374DB集成電路（IC）的觸發(fā)器規(guī)格書PDF中文資料

FEATURES

? 8-bit transparent latch — 74F373

? 8-bit positive edge triggered register — 74F374

? 3-State outputs glitch free during power-up and power-down

? Common 3-State output register

? Independent register and 3-State buffer operation

? SSOP Type II Package

DESCRIPTION

The 74F373 is an octal transparent latch coupled to eight 3-State

output devices. The two sections of the device are controlled

independently by enable (E) and output enable (OE) control gates.

The data on the D inputs is transferred to the latch outputs when the

enable (E) input is HIGH. The latch remains transparent to the data

input while E is HIGH, and stores the data that is present one set-up

time before the HIGH-to-LOW enable transition.

The 3-State output buffers are designed to drive heavily loaded

3-State buses, MOS memories, or MOS microprocessors.

The active-LOW output enable (OE) controls all eight 3-State buffers

independent of the latch operation. When OE is LOW, latched or

transparent data appears at the output.

When OE is HIGH, the outputs are in high impedance “off” state,

which means they will neither drive nor load the bus.

The 74F374 is an 8-bit edge triggered register coupled to eight

3-State output buffers. The two sections of the device are controlled

independently by clock (CP) and output enable (OE) control gates.

The register is fully edge triggered. The state of the D input, one

set-up time before the LOW-to-HIGH clock transition is transferred

to the corresponding flip-flop’s Q output.

The 3-State output buffers are designed to drive heavily loaded

3-State buses, MOS memories, or MOS microprocessors.

The active-LOW output enable (OE) controls all eight 3-State buffers

independent of the register operation. When OE is LOW, the data in

the register appears at the outputs. When OE is HIGH, the outputs

are in high impedance “off” state, which means they will neither drive

nor load the bus.