首頁>PALCE16V8Q-25PC/4>規(guī)格書詳情
PALCE16V8Q-25PC/4中文資料萊迪思數(shù)據(jù)手冊PDF規(guī)格書
相關(guān)芯片規(guī)格書
更多- PALCE16V8Q-20SI
- PALCE16V8Q-20SC4
- PALCE16V8Q-20SC5
- PALCE16V8Q-25JC
- PALCE16V8Q-20SC
- PALCE16V8Q-25PC
- PALCE16V8Q-25JC5
- PALCE16V8Q-25JI5
- PALCE16V8Q-25JC4
- PALCE16V8Q-20PI4
- PALCE16V8Q-25JI4
- PALCE16V8Q-20SI4
- PALCE16V8Q-20PI
- PALCE16V8Q-25JC/4
- PALCE16V8Q-25JI/4
- PALCE16V8Q-20PI/4
- PALCE16V8Q-25JC
- PALCE16V8Q-25JI
PALCE16V8Q-25PC/4規(guī)格書詳情
GENERAL DESCRIPTION
The PALCE16V8 is an advanced PAL device built with low-power, high-speed, electrically erasable CMOS technology. It is functionally compatible with all 20-pin GAL devices. The macrocells provide a universal device architecture. The PALCE16V8 will directly replace the PAL16R8, with the exception of the PAL16C1.
The PALCE16V8Z provides zero standby power and high speed. At 30-μA maximum standby current, the PALCE16V8Z allows battery-powered operation for an extended period.
The PALCE16V8 utilizes the familiar sum-of-products (AND/OR) architecture that allows users to implement complex logic functions easily and efficiently. Multiple levels of combinatorial logic can always be reduced to sum-of-products form, taking advantage of the very wide input gates available in PAL devices. The equations are programmed into the device through floating-gate cells in the AND logic array that can be erased electrically.
The fixed OR array allows up to eight data product terms per output for logic functions. The sum of these products feeds the output macrocell. Each macrocell can be programmed as registered or combinatorial with an active-high or active-low output. The output configuration is determined by two global bits and one local bit controlling four multiplexers in each macrocell.
DISTINCTIVE CHARACTERISTICS
◆ Pin and function compatible with all 20-pin PAL? devices
◆ Electrically erasable CMOS technology provides reconfigurable logic and full testability
◆ High-speed CMOS technology
— 5-ns propagation delay for “-5” version
— 7.5-ns propagation delay for “-7” version
◆ Direct plug-in replacement for the PAL16R8 series
◆ Outputs programmable as registered or combinatorial in any combination
◆ Peripheral Component Interconnect (PCI) compliant
◆ Programmable output polarity
◆ Programmable enable/disable control
◆ Preloadable output registers for testability
◆ Automatic register reset on power up
◆ Cost-effective 20-pin plastic DIP, PLCC, and SOIC packages
◆ Extensive third-party software and programmer support
◆ Fully tested for 100 programming and functional yields and high reliability
◆ 5-ns version utilizes a split leadframe for improved performance
產(chǎn)品屬性
- 型號(hào):
PALCE16V8Q-25PC/4
- 制造商:
LATTICE
- 制造商全稱:
Lattice Semiconductor
- 功能描述:
EE CMOS Zero-Power 20-Pin Universal Programmable Array Logic
供應(yīng)商 | 型號(hào) | 品牌 | 批號(hào) | 封裝 | 庫存 | 備注 | 價(jià)格 |
---|---|---|---|---|---|---|---|
LATTICE |
23+ |
DIP20 |
20000 |
全新原裝假一賠十 |
詢價(jià) | ||
AMD |
24+ |
DIP |
600 |
原裝現(xiàn)貨假一賠十 |
詢價(jià) | ||
AMD |
22+ |
DIP20 |
9850 |
只做原裝正品假一賠十!正規(guī)渠道訂貨! |
詢價(jià) | ||
AMD |
20+ |
DIP20 |
35830 |
原裝優(yōu)勢主營型號(hào)-可開原型號(hào)增稅票 |
詢價(jià) | ||
LATTICE/萊迪斯 |
22+ |
DIP-20 |
12245 |
現(xiàn)貨,原廠原裝假一罰十! |
詢價(jià) | ||
AMD |
DIP |
68500 |
一級(jí)代理 原裝正品假一罰十價(jià)格優(yōu)勢長期供貨 |
詢價(jià) | |||
LATTICE |
17+ |
DIP20 |
9988 |
只做原裝進(jìn)口,自己庫存 |
詢價(jià) | ||
AMD |
2023+ |
DIP |
80000 |
一級(jí)代理/分銷渠道價(jià)格優(yōu)勢 十年芯程一路只做原裝正品 |
詢價(jià) | ||
AMD |
DIP20 |
893993 |
集團(tuán)化配單-有更多數(shù)量-免費(fèi)送樣-原包裝正品現(xiàn)貨-正規(guī) |
詢價(jià) | |||
LATTICE/萊迪斯 |
22+ |
DIP20 |
2897 |
只做原裝自家現(xiàn)貨供應(yīng)! |
詢價(jià) |