首頁>PCM4L>規(guī)格書詳情

PCM4L中文資料瑞薩數(shù)據(jù)手冊(cè)PDF規(guī)格書

PCM4L
廠商型號(hào)

PCM4L

功能描述

PTP Clock Manager for Linux

文件大小

2.1967 Mbytes

頁面數(shù)量

38

生產(chǎn)廠商 Renesas Technology Corp
企業(yè)簡稱

RENESAS瑞薩

中文名稱

瑞薩科技有限公司官網(wǎng)

原廠標(biāo)識(shí)
數(shù)據(jù)手冊(cè)

下載地址一下載地址二到原廠下載

更新時(shí)間

2025-1-26 20:00:00

PCM4L規(guī)格書詳情

The PTP Clock Manager for Linux (pcm4l) is designed as a high-performance clock recovery solution for packet-based time/phase/frequency synchronization. The pcm4l software includes the

features required to meet the ITU-T Telecom packet equipment clock recommendations, including a

packet clock state machine. In complex networks with partially unknown packet delays, typical in telecom applications, pcm4l offers patented filter algorithms that help to improve synchronization accuracy with time/phase accuracy of under 1 microsecond and frequency accuracy of under 16 parts-per-billion (ppb). In networks with full IEEE 1588 support that are made up of Boundary Clock (BC) or Transparent Clock (TC) nodes, the pcm4l offers an outlier detection algorithm,

used in conjunction with the Renesas ITU-T G.8273.2 hardware filter, which helps to improve

synchronization accuracy with time/phase accuracy of under 5ns filtered (provisional Class D). These tight requirements dictate the use of timing hardware for the synthesis of the physical clock.

The adaptive servo is implemented in software running on a host processor that controls the PTP

Hardware Clock (PHC). The IEEE 1588 protocol also runs on a host processor but does not need to be colocated with pcm4l (i.e., a different processor). The pcm4l architecture and interfaces makes it ideal for open-source architectures, such as White Box hardware and O-RAN. For more information about the PTP Clock Manager, see the pcm4l product page.

Features

? Filters the effects of high Packet Delay Variation

(PDV) per G.8273.4 or G.8263

? Calibrates for asymmetry when an external local

time reference is available per G.8273.4 APTS

? Software provided as clear C code, ready for Linux

distributions

? Runs on Linux kernel v3.0 and higher, using the

PTP Hardware Clock Infrastructure for clock

control

? Dramatically simplifies software integration and

debugging

? Support for IEEE1588-2019 Slave Event

Monitoring channel to allow for a timestamp

interface to an external PTP stack

? Full PTP clock state machine per ITU-T G.8275.1

Appendix V and G.8275.2 Appendix IV

Applications

? Wireless infrastructure for 4.5G and 5G network

equipment

? Phase/time synchronization with full timing support

from the network per ITU-T G.8275.1

? Telecom Boundary Clocks (T-BCs) and Telecom

Time Slave Clocks (T-TSCs) according to ITU-T

G.8273.2 for Full Timing Support (FTS) networks

? Phase/time synchronization with assisted or partial

timing support from the network per ITU-T

G.8275.2

? Telecom Boundary Clocks (T-BCs) and Telecom

Time Slave Clocks (T-TSCs) according to ITU-T

G.8273.4 for Assisted Partial Timing Support

(APTS) or Partial Timing Support (PTS)

networks

供應(yīng)商 型號(hào) 品牌 批號(hào) 封裝 庫存 備注 價(jià)格
TI(德州儀器)
23+
NA/
8735
原廠直銷,現(xiàn)貨供應(yīng),賬期支持!
詢價(jià)
BB
24+
35210
一級(jí)代理/放心采購
詢價(jià)
BB/TI
TSSOP20
699839
集團(tuán)化配單-有更多數(shù)量-免費(fèi)送樣-原包裝正品現(xiàn)貨-正規(guī)
詢價(jià)
TI/德州儀器
22+
TSSOP20
9000
原裝正品
詢價(jià)
BB/TI
24+
SOP16
354
詢價(jià)
BB
22+
SOP
9600
原裝現(xiàn)貨,優(yōu)勢(shì)供應(yīng),支持實(shí)單!
詢價(jià)
TI(德州儀器)
24+
N/A
6000
原廠原裝現(xiàn)貨訂貨價(jià)格優(yōu)勢(shì)終端BOM表可配單提供樣品
詢價(jià)
BB
20+
NA
35830
原裝優(yōu)勢(shì)主營型號(hào)-可開原型號(hào)增稅票
詢價(jià)
TI(德州儀器)
22+
NA
6000
原廠原裝現(xiàn)貨
詢價(jià)
BB/TI
13+
TSSOP20
200
一級(jí)代理,專注軍工、汽車、醫(yī)療、工業(yè)、新能源、電力
詢價(jià)